

# Integrated Optical Module for Smoke Detection

# **Data Sheet**

# ADPD188BI

### **FEATURES**

- 3.8 mm × 5.0 mm × 0.9 mm module with integrated optical components
- 1 blue LED, 1 IR LED, and 2 photodiodes
- 2 external inputs for other sensors (for example, carbon monoxide (CO) and temperature)

Three 370 mA LED drivers

20-bit burst accumulator enabling 20 bits per sample period On-board sample to sample accumulator enabling up to

27 bits per data read

- **Optimized SNR for signal limited cases**
- I<sup>2</sup>C or SPI communications


### **APPLICATIONS**

### **Smoke detection**

### **GENERAL DESCRIPTION**

The ADPD188BI is a complete photometric system for smoke detection using optical dual wavelength technology. The module integrates a highly efficient photometric front end, two light emitting diodes (LEDs), and two photodiodes (PDs). These items are housed in a custom package that prevents light from going directly from the LED to the photodiode without first entering the smoke detection chamber.

The front end of the application specific integrated circuit (ASIC) consists of a control block, a 14-bit analog-to-digital converter (ADC) with a 20-bit burst accumulator, and three flexible, independently configurable LED drivers. The control circuitry includes flexible LED signaling and synchronous detection. The analog front end (AFE) features best-in-class rejection of signal offset and corruption due to modulated interference commonly caused by ambient light. The data output and functional configuration occur over a 1.8 V I<sup>2</sup>C interface or serial peripheral interface (SPI) port.



### FUNCTIONAL BLOCK DIAGRAM

Figure 1.

### Rev. B

### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2018–2020 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

# TABLE OF CONTENTS

Features
Applications
General Description
Functional Block Diagram 1
Revision History
Specifications
Analog Specifications
Digital Specifications7
Timing Specifications
Absolute Maximum Ratings
Thermal Resistance
Recommended Soldering Profile10
ESD Caution10
Pin Configuration and Function Descriptions
0 1
Typical Performance Characteristics
Typical Performance Characteristics
Typical Performance Characteristics
Typical Performance Characteristics
Typical Performance Characteristics.    12      Theory of Operation    15      Introduction    15      Optical Components    15
Typical Performance Characteristics.    12      Theory of Operation    15      Introduction    15      Optical Components.    15      Dual Time Slot Operation    16
Typical Performance Characteristics.12Theory of Operation15Introduction15Optical Components15Dual Time Slot Operation16Time Slot Switch17
Typical Performance Characteristics.12Theory of Operation15Introduction15Optical Components15Dual Time Slot Operation16Time Slot Switch17Adjustable Sampling Frequency18
Typical Performance Characteristics.12Theory of Operation15Introduction15Optical Components15Dual Time Slot Operation16Time Slot Switch17Adjustable Sampling Frequency.18External Synchronization for Sampling.18
Typical Performance Characteristics.12Theory of Operation15Introduction15Optical Components15Dual Time Slot Operation16Time Slot Switch17Adjustable Sampling Frequency.18External Synchronization for Sampling18State Machine Operation18
Typical Performance Characteristics.12Theory of Operation15Introduction15Optical Components15Dual Time Slot Operation16Time Slot Switch17Adjustable Sampling Frequency18External Synchronization for Sampling18State Machine Operation18Normal Mode Operation and Data Flow19
Typical Performance Characteristics.12Theory of Operation15Introduction15Optical Components15Dual Time Slot Operation16Time Slot Switch17Adjustable Sampling Frequency18External Synchronization for Sampling18State Machine Operation18Normal Mode Operation and Data Flow19Communications Interface21

### **REVISION HISTORY**

### 9/2020—Rev. A to Rev. B

Changes to Typical Performance Characteristics Section	12
Deleted Figure 18; Renumbered Sequentially	14
Changes to Figure 18 and Figure 19	14

### 11/2019-Rev. 0 to Rev. A

Changes to Table 1	5
Added Endnote 1, Table 2; Renumbered Sequentially	6
Changed Output Voltage Level Parameter to SDA Output	
Voltage Level Parameter, Table 3	7
Added Endnote 1, Table 6	10
Changes to Thermal Resistance Section	10
Changes to Figure 10 and Figure 11	12

	Typical Connection Diagram	24
	Land Pattern	24
	Recommended Start-Up Sequence	24
	Reading Data	25
	Clocks and Timing Calibration	26
	Optional Timing Signals Available on GPIO0 and GPIO1 .	27
	LED Driver Pins and LED Supply Voltage	28
	LED Driver Operation	28
	Determining the Average Current	29
	Determining C <sub>VLED</sub>	29
	Using External LEDs	30
	Calculating Current Consumption	30
	Optimizing SNR	30
	TIA ADC Mode	33
	Float Mode	35
	Recommended Configuration for Smoke Detector	12
	Application	
р	Using a Smoke Chamber with the ADPD188BI	
R		
K	LED Control Registers	47
K	LED Control Registers AFE Configuration Registers	47 49
K	LED Control Registers AFE Configuration Registers Float Mode Registers	47 49 53
K	LED Control Registers AFE Configuration Registers	47 49 53
K	LED Control Registers AFE Configuration Registers Float Mode Registers	47 49 53 55
K	LED Control Registers AFE Configuration Registers Float Mode Registers System Registers	47 49 53 55 60
	LED Control Registers AFE Configuration Registers Float Mode Registers System Registers ADC Registers	47 49 53 55 60 61
	LED Control Registers AFE Configuration Registers Float Mode Registers System Registers ADC Registers Data Registers	47 49 53 55 60 61 62

Changes to Figure 12 and Figure 13	13
Added Figure 19 and Figure 20; Renumbered Sequentially	14
Changes to Figure 21	15
Changes to Dual Time Slot Operation Section and Table 11	16
Changes to Time Slot Switch Section	17
Changes to Adjustable Sampling Frequency Section	18
Changes to Averaging Section	20
Changes to I <sup>2</sup> C Interface Section	21
Changes to Reading Data Using the FIFO Section	25
Changes to Calibrating the 32 kHz Clock Section	27
Deleted Optimizing SNR per Watt in a Signal Limited System	
Section	29
Change to Determining the Average Current Section	29

# ADPD188BI

Added Optimizing SNR Section and Setting Optimal TIA Gain
and LED Current Section
Deleted Measuring PCB Parasitic Input Resistance Section and
Measuring TIA Input Shunt Resistance Section
Changes to Tuning the Pulse Count Section
Added Improving SNR Using Integrator Chopping Section31
Added Figure 39 and Table 18; Renumbered Sequentially32
Changes to Protecting Against TIA Saturation in Normal
Operation Section
Changes to Using the EXT_IN1 and EXT_IN2 Inputs with a
Voltage Source Section and Table 1934
Change to Float Mode Section and Table 1935
Changes to Float Mode Limitations Section
Changes to Float Mode for Synchronous LED Measurements
Section

Added Recommended Configuration for Smoke Detector
Application Section, Table 26, Using a Smoke Chamber with
the ADPD188BI Section, and Figure 4642
Changed Register Listing Section to Register Details Section43
Changes to Register Details Section and Table 2743
Changes to Table 2847
Changes to Table 29
Changes to Table 3051
Changes to Table 3152
Changes to Table 3355
Changes to Table 3460
Changes to Ordering Guide

6/2018—Revision 0: Initial Version

# **SPECIFICATIONS**

The voltage applied at the VDD1 and VDD2 pins ( $V_{DD}$ ) = 1.8 V, and  $T_A$  = full operating temperature range, unless otherwise noted.

### Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Мах	Unit
CURRENT CONSUMPTION	See the Calculating Current Consumption section for the relevant equations				
Peak VDD Supply Current	Single-channel (Register 0x3C, Bits[8:3] = 0x38)		4.5		mA
V <sub>DD</sub> Standby Current			0.3		μA
Average $V_{DD}$ Supply Current	1 Hz data rate; LED offset = 25 $\mu$ s; LED pulse period (t <sub>LED_PERIOD</sub> ) = 15 $\mu$ s; LED peak current = 100 mA				
1 Pulse	Time Slot A only		0.8		μA
	Time Slot B only		0.7		μA
	Both Time Slot A and Time Slot B		1.0		μA
16 Pulses	Time Slot A only		1.9		μA
	Time Slot B only		1.8		μA
	Both Time Slot A and Time Slot B		3.3		μA
Average V <sub>LED</sub> <sup>1</sup> Supply Current	1 Hz data rate; LED peak current = 100 mA and 2 $\mu$ s LED pulse				
1 Pulse			0.2		μA
16 Pulses			3.2		μA
SATURATION ILLUMINANCE <sup>2</sup>	Blackbody color temperature (T = 5500 K) <sup>3</sup> , Photodetector 1 (PDET1) and Photodetector 2 (PDET2) multiplexed in a single channel (1.2 mm <sup>2</sup> active area)				
Direct Illumination	Transimpedance amplifier (TIA) gain = 25 k $\Omega$		13.0		kLux
	TIA gain = 50 k $\Omega$		6.5		kLux
	TIA gain = 100 k $\Omega$		3.25		kLux
	TIA gain = 200 k $\Omega$		1.63		kLux
DATA ACQUISITION	5				
ADC Resolution	Single pulse		14		Bits
Per Sample	64 pulses to 255 pulses		20		Bits
Per Data Read	64 pulses to 255 pulses; 128 samples averaged		27		Bits
LED PERIOD	AFE width = $4 \mu s^4$	13	19		μs
	$AFE width = 3 \ \mu s$	11	17		μs
Sampling Frequency⁵	Time Slot A or Time Slot B; normal mode; 1 pulse; SLOTA_LED_OFFSET = 23 $\mu$ s; SLOTA_PERIOD = 19 $\mu$ s	0.122		2000	Ηz
	Both time slots; normal mode; 1 pulse; SLOTA_LED_OFFSET = 23 $\mu$ s; SLOTA_PERIOD = 19 $\mu$ s	0.122		1600	Hz
	Time Slot A or Time Slot B; normal mode; 8 pulses; SLOTA_LED_OFFSET = 23 $\mu$ s; SLOTA_PERIOD = 19 $\mu$ s	0.122		1600	Hz
	Both time slots; normal mode; 8 pulses; SLOTA_LED_OFFSET = 23 $\mu$ s; SLOTA_PERIOD = 19 $\mu$ s	0.122		1000	Hz
CATHODE PIN (PDC) VOLTAGE					l
During All Sampling Periods	Register 0x54, Bit 7 = 0x0; Register 0x3C, Bit 9 = $1^6$		1.8		v
	Register 0x54, Bit 7 = 0x0; Register 0x3C, Bit 9 = 0		1.3		v
During Time Slot A Sampling	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[9:8] = 0x0 <sup>6</sup>		1.8		v
	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[9:8] = 0x1		1.3		v
	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[9:8] = 0x2		TIA_VREF <sup>7</sup> + 0.25		v
	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[9:8] = 0x3 <sup>8</sup>		0		v
During Time Slot B Sampling	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[11:10] = 0x0 <sup>6</sup>		1.8		v
	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[11:10] = 0x1		1.3		v
	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[11:10] = $0x2$		TIA_VREF <sup>7</sup> + 0.25		V
	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[11:10] = 0x3 <sup>8</sup>		0		v

# ADPD188BI

Parameter	Test Conditions/Comments	Min	Тур	Мах	Unit
During Sleep Periods	Register 0x54, Bit 7 = 0x0; Register 0x3C, Bit 9 = 1		1.8		V
	Register 0x54, Bit 7 = 0x0; Register 0x3C, Bit 9 = 0		1.3		V
	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[13:12] = 0x0		1.8		V
	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[13:12] = 0x1		1.3		V
	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[13:12] = 0x2		TIA_VREF <sup>7</sup> + 0.25		V
	Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[13:12] = 0x3		0		V
LEDs					
LED Peak Current Setting	Adjustable via the Register 0x22 through Register 0x25 settings	12		370	mA
Dominant Wavelength <sup>9</sup>					
LED1, Blue LED	$I_F = 20 \text{ mA}$		470		nm
LED3, Infrared (IR) LED	$I_F = 100 \text{ mA}$		850		
Radiant Flux	$\lambda = 470 \text{ nm}, \text{I}_{\text{F}} = 20 \text{ mA at } 25^{\circ}\text{C}$	29		36	mW
	$\lambda = 850 \text{ nm}, \text{ I}_{\text{F}} = 100 \text{ mA at } 25^{\circ}\text{C}$	33			mW
PHOTODIODE					
Responsivity	Wavelength, $\lambda = 470$ nm		0.2		A/W
	Wavelength, $\lambda = 850$ nm		0.4		A/W
Active Area					
Photodiode 1			0.4		mm <sup>2</sup>
Photodiode 2			0.8		mm <sup>2</sup>
LOOP RESPONSE DRIFT	Temperature drift of the full transmitter and receiver loop response, Register 0x39 and Register 0x3B = 0x22F0, Register 0x30 and Register 0x35 = 0x0320				
Blue Channel	25°C to 50°C, LED1 drive ≥ 50 mA	-8		0	%
	+25°C to $-20$ °C, LED1 drive $\geq$ 50 mA	-15		+15	%
IR Channel	25°C to 50°C, LED3 drive $\geq$ 50 mA	-9		+1	%
	+25°C to $-20$ °C, LED3 drive $\geq$ 50 mA	-5		+14	%
POWER SUPPLY VOLTAGES	The ADPD188BI does not require a specific power-up sequence				
V <sub>DD</sub>	Applied at the VDD1 and VDD2 pins	1.7	1.8	1.9	V
VLED1 <sup>2, 10</sup>			5.0	6.0	V
VLED3 <sup>2, 10</sup>			3.3	4.0	V
DC Power Supply Rejection Ratio (PSRR)	At 75% of full-scale input signal		24		dB
TEMPERATURE RANGE					
Operating		-40		+85	°C

<sup>1</sup> See Figure 9 for the current limitation at the minimum VLED supply voltage, V<sub>LEDx</sub>. <sup>2</sup> Saturation illuminance refers to the amount of ambient light that saturates the ADPD188BI signal. Actual results may vary by factors of up to 2× from typical

specifications. As a point of reference, Air Mass 1.5 (AM1.5) sunlight (brightest sunlight) produces 100 kLux.

<sup>3</sup> Blackbody color temperature (T = 5800 K) closely matches the light produced by solar radiation (sunlight).

<sup>4</sup> Minimum LED period =  $(2 \times AFE \text{ width}) + 5 \mu s$ .

<sup>5</sup> The maximum values in this specification are the internal ADC sampling rates in normal mode. The I<sup>2</sup>C read rates in some configurations may limit the output data rate. <sup>6</sup> This mode may induce additional noise and is not recommended unless necessary. The 1.8 V setting uses V<sub>DD</sub>, which contains greater amounts of differential voltage noise with respect to the anode voltage. A differential voltage between the anode and cathode injects a differential current across the capacitance of the photodiode of the magnitude of  $C \times dV/dt$ , where C is the capacitance.

<sup>7</sup> TIA\_VREF is an internal reference voltage generated by the ADPD188BI.

<sup>8</sup> This setting is not recommended for photodiodes because it causes a 1.3 V forward bias of the photodiode.

<sup>9</sup> I<sub>F</sub> is the forward current of the diode.

<sup>10</sup> Set V<sub>LEDx</sub> so that the maximum desired LED current is achievable with the turn on voltage of the LEDs that are wired to the LEDx/DNC pins. The LEDx/DNC pins are connected to the LEDx driver, which can be modeled as current sinks (see Figure 1). When an appropriate VLEDx is used, the voltage at the LEDx/DNC pins adjusts automatically to accommodate the LED turn on voltage and the LED current.

### ANALOG SPECIFICATIONS

VDD1 = VDD2 = 1.8 V, and  $T_A =$  full operating temperature range, unless otherwise noted.

### Table 2.

Parameter	Test Conditions/Comments	Min	Тур Мах	Unit
EXT_INx <sup>1</sup> SERIES RESISTANCE (R_IN) <sup>2</sup>	Measured from –3 $\mu$ A to +3 $\mu$ A		6.5	kΩ
PULSED SIGNAL CONVERSIONS, 3 µs WIDE LED PULSE <sup>3</sup>	4 μs wide AFE integration; normal operation, Register 0x43 and Register 0x45 = 0xADA5			
ADC Resolution <sup>4</sup>	TIA feedback resistor			
	25 kΩ		3.27	nA/LSB
	50 kΩ		1.64	nA/LSB
	100 kΩ		0.82	nA/LSB
	200 kΩ		0.41	nA/LSB
ADC Saturation Level	TIA feedback resistor			
	25 kΩ		26.8	μA
	50 kΩ		13.4	μA
	100 kΩ		6.7	μA
	200 kΩ		3.35	μΑ
Ambient Signal Headroom on Pulsed Signal	TIA feedback resistor			
	25 kΩ		23.6	μA
	50 kΩ		11.8	μA
	100 kΩ		5.9	μA
	200 kΩ		2.95	μA
PULSED SIGNAL CONVERSIONS, 2 µs WIDE LED PULSE <sup>3</sup>	3 μs wide AFE integration; normal operation, Register 0x43 and Register 0x45 = 0xADA5			
ADC Resolution <sup>4</sup>	TIA feedback resistor			
	25 kΩ		4.62	nA/LSB
	50 kΩ		2.31	nA/LSB
	100 kΩ		1.15	nA/LSB
	200 kΩ		0.58	nA/LSB
ADC Saturation Level	TIA feedback resistor			
	25 kΩ		37.84	μA
	50 kΩ		18.92	μA
	100 kΩ		9.46	μΑ
	200 kΩ		4.73	μA
Ambient Signal Headroom on Pulsed Signal	TIA feedback resistor			μ.
5	25 kΩ		12.56	μA
	50 kΩ		6.28	μA
	100 kΩ		3.14	μA
	200 kΩ		1.57	μA
FULL SIGNAL CONVERSIONS <sup>5</sup> TIA Saturation Level Pulsed Signal and	TIA feedback resistor			
Ambient Level				
	25 kΩ		50.4	μA
	50 kΩ		25.2	μΑ
	100 kΩ		12.6	μΑ
	200 kΩ		6.3	μΑ
TIA Linear Range	TIA feedback resistor			
	25 kΩ		42.8	μΑ
	50 kΩ		21.4	μΑ
	100 kΩ		10.7	μΑ
	200 kΩ		5.4	μA

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
SYSTEM PERFORMANCE					
Total Output Noise Floor	Normal mode; per pulse; per channel; no LED; photodiode capacitance ( $C_{PD}$ ) = 25 pF			1.0 4.6 3.3 78.3 1.1 2.5 1.8 77.4 1.2 1.4 0.98	
	25 k $\Omega$ ; referred to ADC input		1.0		LSB rms
	25 k $\Omega$ ; referred to peak input signal for 2 $\mu$ s LED pulse		4.6		nA rms
	25 k $\Omega$ ; referred to peak input signal for 3 $\mu$ s LED pulse		3.3		nA rms
	25 k\Omega; saturation signal-to-noise ratio (SNR) per pulse per channel^6 $$		78.3		dB
	50 k $\Omega$ ; referred to ADC input		1.1		LSB rms
	50 k $\Omega$ ; referred to peak input signal for 2 $\mu$ s LED pulse		1.1 2.5	nA rms	
	50 k $\Omega$ ; referred to peak input signal for 3 $\mu$ s LED pulse		1.8		nA rms
	50 kΩ; saturation SNR per pulse per channel <sup>6</sup>		77.4		dB
	100 kΩ; referred to ADC input		1.2		LSB rms
	100 k $\Omega$ ; referred to peak input signal for 2 $\mu$ s LED pulse		1.4		nA rms
	100 kΩ; referred to peak input signal for 3 µs LED pulse		0.98		nA rms
	100 kΩ; saturation SNR per pulse per channel <sup>6</sup>		76.7		dB
	200 kΩ; referred to ADC input		1.4		LSB rms
	200 k\Omega; referred to peak input signal for 2 $\mu s$ LED pulse		0.81		nA rms
	200 k\Omega; referred to peak input signal for 3 $\mu s$ LED pulse		0.57		nA rms
	200 k $\Omega$ ; saturation SNR per pulse per channel <sup>6</sup>		75.3		dB

<sup>1</sup> Where x is either 1 or 2.

<sup>2</sup> The R\_IN value can be ignored for current source inputs or for PD inputs. This value is important for calculating correct voltages for voltage inputs through a resistor.

<sup>4</sup> ADC resolution is listed per pulse. If using multiple pulses, divide by the number of pulses. <sup>5</sup> This saturation level applies to the full signal path and, therefore, includes both the ambient signal and the pulsed signal. <sup>6</sup> The noise term of the saturation SNR value only refers to the receive noise and does not include photon shot noise or any noise on the LED signal itself.

### **DIGITAL SPECIFICATIONS**

VDD1 = VDD2 = 1.7 V to 1.9 V, unless otherwise noted.

Table 3.

Parameter	Symbol	<b>Test Conditions/Comments</b>	Min	Тур	Max	Unit
LOGIC INPUTS						
Input Voltage Level						
High	VIH	GPIOx, SCLK, MOSI, CS	$0.7 \times VDDx$		VDDx	V
High	VIH	SCL, SDA	$0.7 \times VDDx$		3.6	
Low	VIL				$0.3 \times VDDx$	V
Input Current Level						
High	Ін		-10		+10	μΑ
Low	I <sub>IL</sub>		-10		+10	μΑ
Input Capacitance	CIN			10		pF
LOGIC OUTPUTS						
Output Voltage Level		GPIOx, MISO				
High	Vон	2 mA high level output current	VDDx - 0.5			V
Low	Vol	2 mA low level output current			0.5	V
SDA Output Voltage Level		SDA				
Low	V <sub>OL1</sub>	2 mA low level output current			$0.2 \times VDDx$	V
Output Current Level		SDA				
Low	lo∟	$V_{OL1} = 0.6 V$	6			mA

### TIMING SPECIFICATIONS

### **I<sup>2</sup>C Timing Specifications**

Table 4.

Parameter	Symbol	Min	Тур	Max	Unit
SCL					
Frequency			1		Mbps
Minimum Pulse Width					
High	t1	370			ns
Low	t <sub>2</sub>	530			ns
START CONDITION					
Hold Time	t <sub>3</sub>	260			ns
Setup Time	t4	260			ns
SDA SETUP TIME	t5	50			ns
SCL AND SDA					
Rise Time	t <sub>6</sub>			120	ns
Fall Time	t <sub>7</sub>			120	ns
STOP CONDITION					
Setup Time	t <sub>8</sub>	260			ns




Figure 2. I<sup>2</sup>C Timing Diagram

### SPI Timing Specifications

### Table 5.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
SCLK						
Frequency	<b>f</b> <sub>SCLK</sub>				10	MHz
Minimum Pulse Width						
High	<b>t</b> sclkpwh		20			ns
Low	<b>t</b> <sub>SCLKPWL</sub>		20			ns
<u>cs</u>						
Setup Time	t <sub>css</sub>	CS setup to SCLK rising edge	10			ns
Hold Time	t <sub>csh</sub>	CS hold from SCLK rising edge	10			ns
Pulse Width High	t <sub>cspwh</sub>	CS pulse width high	10			ns
MOSI						ns
Setup Time	t <sub>MOSIS</sub>	MOSI setup to SCLK rising edge	10			ns
Hold Time	t <sub>MOSIH</sub>	MOSI hold from SCLK rising edge	10			
MISO OUTPUT DELAY	t <sub>MISOD</sub>	MISO valid output delay from SCLK falling edge			21	ns

# ADPD188BI




Figure 3. SPI Timing Diagram

# **ABSOLUTE MAXIMUM RATINGS**

### Table 6.

Parameter	Rating
	-
VDD1, VDD2 to AGND	–0.3 V to +2.2 V
VDD1, VDD2 to DGND	–0.3 V to +2.2 V
EXT_IN1/EXT_IN2	–0.3 V to +2.2V
GPIO0/GPIO1 to DGND	–0.3 V to +2.2 V
MISO/MOSI/SCLK/CS to DGND	–0.3 V to +2.2 V
LEDx/DNC <sup>1</sup> to LGND	–0.3 V to +3.6 V
SCL/SDA to DGND	–0.3 V to +3.6 V
VLED1 to LGND <sup>2</sup>	–0.3 V to +6.0 V
VLED3 to LGND <sup>2</sup>	–0.3 V to +4.0 V
Electrostatic Discharge (ESD)	
Human Body Model (HBM)	3000 V
Charged Device Model (CDM)	1250 V
Solder Reflow (Pb-Free)	
Peak Temperature	260 (+0/-5)°C
Time at Peak Temperature	<30 sec
Temperature Range	
Powered	–40°C to +85°C
Storage	-40°C to +105°C
Junction Temperature	105°C

<sup>1</sup> Where x is either 1, 2, or 3.

<sup>2</sup> The absolute maximum voltage allowable between VLEDx and LGND is the voltage that causes the LEDx/DNC pins to reach or exceed their absolute maximum voltage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{\text{JA}}$  is the junction to ambient thermal resistance value.

### Table 7. Thermal Resistance

Package Type <sup>1</sup>	Supply Pins	θ」Α	Unit	
CE-24-1				
ASIC	VDD1, VDD2	67	°C/W	
LED1, LED3	VLED1, VLED3	156	°C/W	

<sup>1</sup> Thermal impedance simulated values are based on JEDEC 2s2p and two thermal vias. See JEDEC JESD-51.

### **RECOMMENDED SOLDERING PROFILE**

Figure 4 and Table 8 provide details about the recommended soldering profile.




Figure 4. Recommended Soldering Profile

### **Table 8. Recommended Soldering Profile**

Profile Feature	Condition (Pb-Free)									
Average Ramp Rate ( $T_L$ to $T_P$ )	2°C/sec max									
Preheat										
Minimum Temperature (T <sub>SMIN</sub> )	150°C									
Maximum Temperature (T <sub>SMAX</sub> )	200°C									
Time, T <sub>SMIN</sub> to T <sub>SMAX</sub> (t <sub>s</sub> )	60 sec to 120 sec									
T <sub>SMAX</sub> to T <sub>L</sub> Ramp-Up Rate	2°C/sec max									
Time Maintained Above Liquidous										
Temperature										
Liquidous Temperature (T <sub>L</sub> )	217°C									
Time (t <sub>L</sub> )	60 sec to 150 sec									
Peak Temperature (T <sub>P</sub> )	260 (+0/–5)°C									
Time Within 5°C of Actual Peak	<30 sec									
Temperature (t <sub>P</sub> )										
Ramp-Down Rate	3°C/sec max									
Time 25°C to Peak Temperature	8 minutes max									

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




Figure 5. Pin Configuration

### Table 9. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1	PDC	AO	Photodiode Common Cathode Bias.
2	EXT_IN2	AI	EXT_IN2 Current Input.
3	NIC	NIC	No Internal Connection (NIC). This pin is not internally connected.
4	VDD2	S	1.8 V Supply.
5	VLED1	S	Blue LED Anode Supply Voltage.
6	VLED3	S	IR LED Anode Supply Voltage.
7	NIC	NIC	No Internal Connection (NIC). This pin is not internally connected.
8	LED1/DNC	AO/DNC	LED1 Driver Current Sink/Do Not Connect (DNC). Do not connect to this pin when using internal LEDs.
9	LED3/DNC	AO/DNC	LED3 Driver Current Sink/Do Not Connect (DNC). Do not connect to this pin when using internal LEDs.
10	LED2	AO	LED2 Driver Current Sink. If not in use, leave this pin floating.
11	LGND	S	LED Driver Ground.
12	SCL	DI	I <sup>2</sup> C Clock Input.
13	SDA	DO	I <sup>2</sup> C Data Output.
14	GPIO0	DIO	General-Purpose Input/Output 0.
15	GPIO1	DIO	General-Purpose Input/Output 1.
16	MISO	DO	SPI Master Input, Slave Output.
17	MOSI	DI	SPI Master Output, Slave Input.
18	SCLK	DI	SPI Clock Input.
19	CS	DI	SPI Chip Select (Active Low).
20	DGND	S	Digital Ground.
21	AGND	S	Analog Ground.
22	VREF	REF	Internally Generated ADC Voltage Reference. Connect a 1 $\mu$ F ceramic capacitor from VREF to ground.
23	VDD1	S	1.8 V Supply.
24	EXT_IN1	AI	EXT_IN1 Current Input.

<sup>1</sup> AO is analog output, AI is analog input, NIC is not internally connected, S is supply, DNC is do not connect, DI is digital input, DO is digital output, DIO is digital input/output, and REF is analog reference.

# **TYPICAL PERFORMANCE CHARACTERISTICS**

Figure 18 and Figure 19 show the  $\pm 3 \Sigma$  device to device range of how the received LED signal may vary over temperature, relative to the received signal at 25°C for a given LED current. Each individual device follows its own curve within the range.




Figure 6. Typical Photodiode Responsivity




Figure 7. 32 kHz Clock Frequency Distribution; Default Settings; Before User Calibration, Register 0x4B = 0x2612




Figure 8. 32 MHz Clock Frequency Distribution; Default Settings; Before User Calibration, Register 0x4D = 0x425E




Figure 9. LED Driver Current vs. LED Driver Voltage at Various LED Coarse Settings




Figure 10. PDET1 Relative Sensitivity and Normalized Intensity vs. Angular Displacement




Figure 11. PDET2 Relative Sensitivity and Normalized Intensity vs. Angular Displacement

# BUE RELATION OF A DECEMBER OF

Figure 12. Blue LED Relative Intensity and Normalized Intensity vs. Angular Displacement





Figure 13. IR LED Relative Intensity and Normalized Intensity vs. Angular Displacement







Figure 15. Blue LED Forward Bias Voltage vs. Blue LED Driver Current








Figure 17. Photodiode Response to Blue LED vs. Blue LED Current

# ADPD188BI




Figure 18. IR Loop Response Drift vs. Temperature.




Figure 19. Blue Loop Response Drift vs. Temperature

# THEORY OF OPERATION INTRODUCTION

The ADPD188BI is a complete, integrated optical module designed for smoke detection measurements. The module contains two optical detectors, PDET1 and PDET2. PDET1 has 0.4 mm<sup>2</sup> of active area and is connected to Channel 3 of the ASIC. PDET2 has 0.8 mm<sup>2</sup> of active area and is connected to Channel 4 of the ASIC. The two photodiodes can be combined into a single detector with 1.2 mm<sup>2</sup> of active area. The module combines the dual photodetector with two separate LEDs and a mixed-signal photometric front-end ASIC into a single compact device for optical measurements.

The dual wavelength ADPD188BI uses a 470 nm blue LED and an 850 nm IR LED. The combination of different wavelengths in a scattering measurement allows particle size discrimination between different types of smoke, dust, and water vapor. The on-board ASIC includes an analog signal processing block, an ADC, a digital signal processing block, an I<sup>2</sup>C and SPI communication interface, and three independently programmable pulsed LED current sources.

The core circuitry stimulates the LEDs and measures the corresponding optical return signals. Data can be read from output registers directly or through a first in, first out (FIFO) buffer.

This highly integrated optical solution enables a low power, small footprint solution that reduces false smoke alarms in harsh environments due to dust, steam, and other nuisance sources.

### **OPTICAL COMPONENTS**

### Photodiode

The ADPD188BI integrates a 1.2 mm<sup>2</sup> deep junction photodiode. The optical sensing area is a dual detector connected to Channel PD3 and Channel PD4 in the ASIC. The photodiodes are accessible from Time Slot A or Time Slot B. The responsivity of the ADPD188BI photodiodes is shown in Figure 6.


### LEDs

The ADPD188BI module integrates one blue LED and one IR LED.

### Table 10. LED Dominant Wavelength

LED Color	Driver	Typical Wavelength (nm)
Blue	LED1	470
IR	LED3	850

In addition to the integrated LEDs, the ADPD188BI can drive external LEDs.



1. WHERE PD1 IS PDET1 AND PD2 IS PDET2.

Figure 20. Optical Component Locations

6385-012

### **DUAL TIME SLOT OPERATION**

The ADPD188BI operates in two independent time slots, Time Slot A and Time Slot B, that are carried out sequentially. The signal path from LED stimulation to data capture and processing is executed during each time slot. Each time slot has a separate datapath that uses independent settings for the LED driver, AFE setup, and the resulting data. Time Slot A and Time Slot B operate in sequence for every sampling period, as shown in Figure 21. The timing parameters in Figure 21,  $t_A$ ,  $t_B$ ,  $t_1$ , and  $t_2$ , are defined with the following equations:

$$t_A$$
 (µs) = SLOTA\_LED\_OFFSET +  $n_A \times$  SLOTA\_PERIOD

where  $n_A$  is the number of pulses for Time Slot A (Register 0x31, Bits[15:8]).

*SLOTA\_LED\_OFFSET* = 32 μs (recommended). *SLOTA\_PERIOD* = 15 μs (recommended).

 $t_B(\mu s) = SLOTB\_LED\_OFFSET + n_B \times SLOTB\_PERIOD$ 

where  $n_B$  is the number of pulses for Time Slot B (Register 0x36, Bits[15:8]).

 $SLOTB\_LED\_OFFSET = 32 \ \mu s$  (recommended).

 $SLOTB\_PERIOD = 15 \,\mu s$  (recommended)

 $t_1 = 68 \ \mu s$ , the processing time for Time Slot A.

 $t_2 = 20 \ \mu$ s, the processing time for Time Slot B.

*f*<sub>SAMPLE</sub> is the sampling frequency (Register 0x12, Bits[15:0]).




Figure 21. Time Slot Timing Diagram

### Table 11. Recommended AFE and LED Timing Configuration

	Add	ress	
Register Name <sup>1</sup>	Time Slot A	Time Slot B	Recommended Setting
SLOTx_LED_PULSE	0x30	0x35	0x0320
SLOTx_AFE_WINDOW	0x39	0x3B	0x22F0


<sup>1</sup> Where x is either A or B.


6385-015

### TIME SLOT SWITCH

Multiple configurations of the four input channels are supported, depending on the settings of Register 0x14. The integrated photodiodes can either be routed to Channel 3 and Channel 4 or summed together into Channel 1. The recommendation for the lowest noise and lowest power is to sum PDET1 and PDET2 to Channel 1, as shown in Figure 23. The external EXT\_IN1 and EXT\_IN2 inputs can be routed to Channel 1 and Channel 2, respectively, or summed into Channel 2. See Figure 22 and Figure 23 for the supported configurations. In Figure 22 and Figure 23, PDET1 is Photodiode 1, and PDET2 is Photodiode 2.

See Table 12 for the time slot switch registers. It is important to leave any unused inputs floating to properly operate the devices. The photodiode inputs are current inputs and, as such, these pins are also considered to be voltage outputs. Tying these inputs to a voltage may saturate the analog block.








Figure 23. Current Summation

Address	Bits	Name	Description
0x14	[11:8]	SLOTB_PD_SEL	These bits select the connection of input channels for Time Slot B, as shown in Figure 22 and Figure 23.
			0x0: inputs are floating in Time Slot B.
			0x1: PDET1 and PDET2 are connected to Channel 1. EXT_IN1 and EXT_IN2 are connected to Channel 2 during Time Slot B.
			0x5: EXT_IN1 is connected to Channel 1, EXT_IN2 is connected to Channel 2, PDET1 is connected to Channel 3, and PDET2 is connected to Channel 4 during Time Slot B.
			Other: reserved.
	[7:4]	SLOTA_PD_SEL	These bits select the connection of input channels for Time Slot A, as shown in Figure 22 and Figure 23.
			0x0: inputs are floating in Time Slot A.
			0x1: PDET1 and PDET2 are connected to Channel 1. EXT_IN1 and EXT_IN2 are connected to Channel 2 during Time Slot A.
			0x5: EXT_IN1 is connected to Channel 1, EXT_IN2 is connected to Channel 2, PDET1 is connected to Channel 3, and PDET2 is connected to Channel 4 during Time Slot A.
			Other: reserved.

### **ADJUSTABLE SAMPLING FREQUENCY**

Register 0x12 controls the sampling frequency setting of the ADPD188BI and Register 0x4B, Bits[5:0] further tunes this sampling frequency clock for greater accuracy. The sampling frequency is governed by an internal 32 kHz sample rate clock that also drives the transition of the internal state machine. The maximum sampling frequencies for some sample conditions are listed in Table 1. The maximum sample frequency for all conditions, f<sub>SAMPLE\_MAX</sub>, is determined by the following equation:

 $f_{SAMPLE_MAX} = 1/(t_A + t_1 + t_B + t_2 + t_{SLEEP_MIN})$ 

where  $t_{SLEEP\_MIN}$  is the minimum sleep time required between samples. See the Dual Time Slot Operation section for the definitions of  $t_A$ ,  $t_1$ ,  $t_B$ , and  $t_2$ .

If a given time slot is not in use, elements from that time slot do not factor into the calculation. For example, if Time Slot A is not in use,  $t_A$  and  $t_1$  do not add to the sampling period and the new maximum sampling frequency is calculated as follows:

 $f_{SAMPLE\_MAX} = 1/(t_B + t_2 + t_{SLEEP\_MIN})$ 

### **EXTERNAL SYNCHRONIZATION FOR SAMPLING**

The ADPD188BI provides an option to use an external synchronization signal to trigger the sampling periods. This external sample synchronization signal can be provided either on the GPIO0 pin or the GPIO1 pin. This functionality is controlled by Register 0x4F, Bits[3:2]. When enabled, a rising edge on the selected input specifies when the next sample cycle occurs. When triggered, there is a delay of one to two internal sampling clock (32 kHz) cycles before the normal start-up sequence occurs. This start-up sequence is the same as when the normal sample timer provides the trigger. To enable the external synchronization signal feature, use the following procedure:

- 1. Write 0x1 to Register 0x10 to enter program mode.
- 2. Write the appropriate value to Register 0x4F, Bits[3:2] to select whether the GPIO0 pin or the GPIO1 pin specifies when the next sample cycle occurs. Enable the appropriate input buffer using Register 0x4F, Bit 1, for the GPIO0 pin, or Register 0x4F, Bit 5, for the GPIO1 pin.
- 3. Write 0x4000 to Register 0x38.
- 4. Write 0x2 to Register 0x10 to start the sampling operations.
- 5. Apply the external synchronization signal on the selected pin at the desired rate. Sampling occurs at this rate. As with normal sampling operations, read the data using the FIFO or the data registers. The maximum frequency constraints also apply in this case.

### Providing an External 32 kHZ Clock

The ADPD188BI allows the user to provide an external 32 kHz clock to the device for system synchronization, or for situations requiring a clock more accurate than the internal 32 kHz clock. The external 32 kHz clock is only provided on the GPIO1 pin. To enable the 32 kHz external clock, use the following procedure at startup:

- Drive the GPIO1 pin to a valid logic level or with the desired 32 kHz clock prior to enabling the GPIO1 pin as an input. Do not leave the pin floating prior to enabling it.
- 2. Write 0x1 to Register 0x4F, Bits[6:5] to enable the GPIO1 pin as an input.
- 3. Write 0x2 to Register 0x4B, Bits[8:7] to configure the devices to use an external 32 kHz clock. This setting disables the internal 32 kHz clock and enables the external 32 kHz clock.
- 4. Write 0x1 to Register 0x10 to enter program mode.
- Write additional control registers in any order while the device is in program mode to configure the device as required.
- 6. Write 0x2 to Register 0x10 to start the normal sampling operation

### **STATE MACHINE OPERATION**

During each time slot, the ADPD188BI operates according to a state machine. The state machine operates in the sequence shown in Figure 24.




Figure 24. State Machine Operation Flowchart

The ADPD188BI operates in one of the following three modes: standby, program, or normal sampling mode.

Standby mode is a power saving mode in which data collection does not occur. All register values are retained in this mode. To place the device in standby mode, write 0x0 to Register 0x10, Bits[1:0]. The device powers up in standby mode.

Program mode is used to program registers. Always cycle the ADPD188BI through program mode when writing registers or changing modes. Because power cycling does not occur in this mode, the device can consume higher current in program mode than in normal operation. To place the device in program mode, write 0x1 to Register 0x10, Bits[1:0].

During normal operation, the ADPD188BI pulses light and collects data. Power consumption in this mode depends on the pulse count and data rate. To place the device in normal sampling mode, write 0x2 to Register 0x10, Bits[1:0].

### NORMAL MODE OPERATION AND DATA FLOW

In normal mode, the ADPD188BI follows a specific pattern set up by the state machine. This pattern is shown in the corresponding data flow diagram in Figure 25. The order of the pattern is as follows:

- 1. LED pulse and sample. The ADPD188BI pulses external LEDs. The response of the photodiode to the reflected light is measured by the ADPD188BI. Each data sample is constructed from the sum of n individual pulses, where n is user configurable between 1 and 255.
- 2. Intersample averaging. If desired, the logic can average n samples, from 2 to 128 in powers of 2, to produce output data. New output data is saved to the output registers every N samples.
- 3. Data read. The host processor reads the converted results from the data register or the FIFO.
- 4. Repeat. The sequence has a few different loops that enable different types of averaging while keeping both time slots close in time relative to each other.




Figure 25. State Machine Operating Sequence (Datapath)

At each sampling period, the selected LED driver drives a series of LED pulses, as shown in Figure 21. The magnitude, duration, and number of pulses are programmable over the communications interface. Each LED pulse coincides with a sensing period so that the sensed value represents the total charge acquired on the photodiode in response to only the corresponding LED pulse. Charge, such as ambient light that does not correspond to the LED pulse, is rejected.

After each LED pulse, the photodiode output relating to the pulsed LED signal is sampled and converted to a digital value by the 14-bit ADC. Each subsequent conversion within a sampling period is summed with the previous result. Up to 255 pulse values from the ADC can be summed in an individual sampling period. There is a 20-bit maximum range for each sampling period.

### Averaging

The ADPD188BI offers sample accumulation and averaging functionality to increase signal resolution.

Within a sampling period, the AFE can sum up to 256 sequential pulses. As shown in Figure 25, samples acquired by the AFE are clipped to 20 bits at the output of the AFE. Up to 27 bits of additional resolution can be achieved by averaging between sampling periods. This accumulated data of N samples is stored as 27-bit values and can be read out directly by using the 32-bit output registers or the 32-bit FIFO configuration.

When using the averaging feature set up by the NUM\_AVG register, subsequent pulses can be averaged by powers of 2. The user can select from 2, 4, 8, ..., up to 128 samples to be averaged.

Pulse data is still acquired by the AFE at the sampling frequency,  $f_{SAMPLE}$  (see Register 0x12 in Table 34), but new data is written to the registers at the rate of  $f_{SAMPLE}$ /N every N<sup>th</sup> sample. This new data consists of the sum of the previous N samples. The full 32-bit sum is stored in the 32-bit registers. However, before sending this data to the FIFO, a divide by N operation occurs. This divide operation maintains bit depth to prevent clipping on the FIFO.

Use this divide operation between sample averaging to lower the noise while maintaining 16-bit resolution. If the pulse count registers are kept to 8 or less, the 16-bit width is never exceeded. Therefore, when using Register 0x15 to average subsequent pulses, many pulses can be accumulated without exceeding the 16-bit word width. This setting can reduce the number of FIFO reads required by the host processor.

### Data Read

The host processor reads output data from the ADPD188BI via the communications interface, from the data registers, or from the FIFO. New output data is made available every N samples, where N is the user configured averaging factor. The averaging factors for Time Slot A and Time Slot B are configurable independently of each other. If the averaging factors are the same, both time slots can be configured to save data to the FIFO. If the two averaging factors are different, only one time slot can save data to the FIFO. Data from the other time slot can be read from the output registers.

The data read operations are described in more detail in the Reading Data section.

385-019

# **COMMUNICATIONS INTERFACE**

The ADPD188BI supports both an SPI and I<sup>2</sup>C serial interface, although only one can be used at any given time in the actual application. All internal registers are accessed through the selected communications interface.

### I<sup>2</sup>C INTERFACE

The ADPD188BI I<sup>2</sup>C conforms to the *UM10204 I<sup>2</sup>C-Bus* Specification and User Manual, Rev. 05—9 October 2012, available from NXP Semiconductors. The device supports fast mode (400 kbps) data transfer. Register read and write operations are supported, as shown in Figure 26. The 7-bit I<sup>2</sup>C slave address for the device is 0x64. If the I<sup>2</sup>C interface is being used, the  $\overline{CS}$ pin must be pulled high to disable the SPI port.

Single-word and multiword read operations are supported. For a single register read, the host sends a no acknowledge (NACK) after the second data byte is read and a new register address is needed for each access. For multiword operations, each pair of data bytes is followed by an acknowledge (ACK) from the host until the last byte of the last word is read. The host indicates the last read word by sending a no acknowledge. When reading from the FIFO (Register 0x60), the data is automatically advanced to the next word in the FIFO, and the space is freed. When reading from other registers, the register address is automatically advanced to the next register, allowing the user to read without readdressing each register, which reduces the amount of overhead required to read multiple registers. This autoincrement does not apply to the register that precedes the FIFO, Register 0x5F, or the last data register, Register 0x7E.

All register writes are single-word only and require 16 bits (one word) of data.

The software reset (Register 0x0F, Bit 0) returns an acknowledge. The device then returns to standby mode with all registers in the default state.

See Figure 26 for more information about the  $\mathrm{I}^2\mathrm{C}$  write and read modes.

### Table 13. Definitions of I<sup>2</sup>C Terminology

Term	Description
SCL	Serial clock.
SDA	Serial address and data.
Master	The device that initiates a transfer, generates clock signals, and terminates a transfer.
Slave	The device addressed by a master. The ADPD188BI operates as a slave device.
Start (S)	A high to low transition on the SDA line while SCL is high; all transactions begin with a start condition.
Start (Sr)	Repeated start condition.
Stop (P)	A low to high transition on the SDA line while SCL is high. A stop condition terminates all transactions.
ACK	During the acknowledge or no acknowledge clock pulse, the SDA line is pulled low, and it remains low.
NACK	During the acknowledge or no acknowledge clock pulse, the SDA line remains high.
Slave Address	After a start (S), a 7-bit slave address is sent, which is followed by a data direction bit (read or write).
Read (R)	A 1 indicates a request for data.
Write (W)	A 0 indicates a transmission.

I <sup>2</sup> C WRITE													
REGISTER WRITE													
MASTER START SLAVE ADDRESS + WRITE		REGISTER ADDRESS			DATA[15:8]		D	DATA[7:0]		STOP			
SLAVE	ACK		ACK			ACK			ACK				
I <sup>2</sup> C SINGLE-WORD READ MODE													
REGISTER READ													
MASTER START SLAVE ADDRESS + WRITE		REGISTER ADDRESS		Sr	SLAVE ADDRESS	+ READ				AC	к	NACK	STOP
SLAVE	ACK		ACK				ACK	DATA[15	:8]		DATA[7:0]		
I <sup>2</sup> C MULTIWORD READ MODE													
REGISTER READ													
MASTER START SLAVE ADDRESS + WRITE		REGISTER ADDRESS		Sr	SLAVE ADDRESS	+ READ				ACK		ACK/NACK	STOP
SLAVE	ACK		ACK				ACK	DATA[15	:8]		DATA[7:0]		
NOTES													

Figure 26. I<sup>2</sup>C Write and Read Operations

### **SPI PORT**

The SPI port uses a 4-wire interface, consisting of the  $\overline{CS}$ , MOSI, MISO, and SCLK signals, and is always a slave port. The  $\overline{CS}$  signal goes low at the beginning of a transaction and high at the end of a transaction. The SCLK signal latches MOSI on a low to high transition. The MISO data is shifted out of the device on the falling edge of SCLK and must be clocked into a receiving device, such as a microcontroller, on the SCLK rising edge. The MOSI signal carries the serial input data, and the MISO signal carries the serial output data. The MISO signal remains three-state until a read operation is requested, which allows other SPI-compatible peripherals to share the same MISO line. All SPI transactions have the same basic format shown in Table 14. A timing diagram is shown in Figure 3. Write all data MSB first.

### Table 14. Generic Control Word Sequence

Byte 0	Byte 1	Byte 2	Subsequent Bytes
Address[6:0], W/R	Data[15:8]	Data[7:0]	Data[15:8], Data[7:0]

The first byte written in a SPI transaction is a 7-bit address, which is the location of the address being accessed, followed by the  $W/\overline{R}$  bit. This bit determines whether the communication is a write (Logic Level 1) or a read (Logic Level 0). This format is shown in Table 15.


### Table 15. SPI Address and $W/\overline{R}$ Byte Format

Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
A6	A5	A4	A3	A2	A1	A0	W/R

Data on the MOSI pin is captured on the rising edge of the clock, and data is propagated on the MISO pin on the falling edge of the clock. The maximum read and write speed for the SPI slave port is 10 MHz.

A sample timing diagram for a multiple word SPI write operation to a register is shown in Figure 27. A sample timing diagram of a single word SPI read operation is shown in Figure 28. The MISO pin transitions from being three-state to being driven following the reception of a valid  $\overline{R}$  bit. In this example, Byte 0 contains the address and the W/ $\overline{R}$  bit and subsequent bytes carry the data. A sample timing diagram of a multiple word SPI read operation is shown in Figure 29. In Figure 27 to Figure 29, rising edges on SCLK are indicated with an arrow, signifying that the data lines are sampled on the rising edge.

When performing multiple word reads or writes, the data address is automatically incremented to the next consecutive address for subsequent transactions except for Address 0x5F, Address 0x60 (FIFO), and Address 0x7F.






Figure 29. SPI Slave Read Clocking (Burst Read Mode, N Bytes)

# **APPLICATIONS INFORMATION** Typical connection diagram

Figure 30 shows the recommended connection diagram for the ADPD188BI using the SPI communications port. Figure 31 shows a circuit using the I<sup>2</sup>C port. The desired communications port, together with the GPIO0 and GPIO1 lines, connects to a system microprocessor or sensor hub. When using the SPI port, the I<sup>2</sup>C interface must be disabled by connecting the SDA and SCL pins high to 1.8 V. When using the I<sup>2</sup>C interface, the SPI is disabled by connecting  $\overline{CS}$  to 1.8 V. Tie the unused inputs, SCLK and MOSI, to ground. The EXT\_IN1 and EXT\_IN2 pins are current inputs and can be connected to external sensors. A voltage source can be connected to the EXT\_IN1 and EXT\_IN2 pins through a series resistance, effectively converting the voltage into a current (see the Using the EXT\_IN1 and EXT\_IN2 Inputs with a Voltage Source section).

Provide a regulated 1.8 V supply and tie this supply to VDD1 and VDD2. The  $V_{LEDx}$  level uses a standard regulator circuit according to the peak current requirements specified in Table 1 and calculated in the Calculating Current Consumption section. Place 0.1  $\mu$ F ceramic decoupling capacitors as close as possible to VDD1 and VDD2 and place a 1.0  $\mu$ F ceramic capacitor as close as possible to the VREF pin.

For best noise performance, connect AGND, DGND, and LGND together at a large conductive surface, such as a ground plane, ground pour, or large ground trace.




Figure 30. SPI Mode Connection Diagram





Figure 31. I<sup>2</sup>C Mode Connection Diagram

### LAND PATTERN

Figure 32 shows the recommended PCB footprint (land pattern). Table 8 and Figure 4 provide the recommended soldering profile.



### **RECOMMENDED START-UP SEQUENCE**

At power-up, the device is in standby mode (Register 0x10 = 0x0), as shown in Figure 24. The ADPD188BI does not require a particular power-up sequence.

To begin measurement from standby mode, initiate the ADPD188BI as follows:

- 1. Set the CLK32K\_EN bit (Register 0x4B, Bit 7) to start the sample clock (32 kHz clock). This clock controls the state machine. If this clock is off, the state machine is not able to transition as defined by Register 0x10.
- 2. Write 0x1 to Register 0x10 to force the device into program mode. Step 1 and Step 2 can be swapped, but the actual state transition does not occur until both steps occur.
- 3. Write additional control registers in any order while the device is in program mode to configure the devices as required.
- 4. Write 0x2 to Register 0x10 to start normal sampling operation.

To terminate normal operation, follow this sequence to place the ADPD188BI in standby mode:

- 1. Write 0x1 to Register 0x10 to force the device into program mode.
- 2. Write to the registers in any order while the device is in program mode.
- 3. Write 0x00FF to Register 0x00 to clear all interrupts. If desired, clear the FIFO as well by writing 0x80FF to Register 0x00.
- 4. Write 0x0 to Register 0x10 to force the device into standby mode.
- 5. Optionally, stop the 32 kHz clock by resetting the CLK32K\_EN bit (Register 0x4B, Bit 7). Register 0x4B, Bit 7 = 0 is the only write that must be written when the device is in standby mode (Register 0x10 = 0x0). If 0 is written to this bit while in program mode or normal mode, the devices cannot transition into any other mode, including standby mode, even if they are subsequently written to do so. As a result, the power consumption in what appears to be standby mode is greatly elevated. For this reason, and due to the very low current draw of the 32 kHz clock while in operation, it is recommended to keep running the 32 kHz clock after it is turned on for easy use.

### **READING DATA**

The ADPD188BI provides multiple methods for accessing the sample data. Each time slot can be independently configured to provide data access using the FIFO or the data registers. Interrupt signaling is also available to simplify timely data access. The FIFO is available to loosen the system timing requirements for data accesses.

### **Reading Data Using the FIFO**

The ADPD188BI includes a 128-byte FIFO memory buffer that can be configured to store data from either or both time slots. Register 0x11 selects the type of data from each time slot to be written to the FIFO. Note that both time slots can be enabled to use the FIFO, but only if their output data rate is the same.

Output Data Rate = f<sub>SAMPLE</sub>/Nx

### where:

*f*<sub>SAMPLE</sub> is the sampling frequency.

Nx is the averaging factor for each time slot ( $N_A$  for Time Slot A and  $N_B$  for Time Slot B). In other words,  $N_A = N_B$  must be true to store data from both time slots in the FIFO.

Data packets are written to the FIFO at the output data rate. A data packet for the FIFO consists of a complete sample for each enabled time slot. Data for each photodiode channel can be stored as either 16 or 32 bits. Each time slot can store 2, 4, 8, or 16 bytes of data per sample, depending on the mode and data format. To ensure that data packets are intact, new data is only written to the FIFO if there is sufficient space for a complete packet. Any new data that arrives when there is not enough space is lost. The FIFO continues to store data when sufficient space exists.

Always read FIFO data in complete packets to ensure that data packets remain intact.

Data is stored in the FIFO Time Slot A Channel 1 first, followed by Channel 2, Channel 3, and Channel 4. Then, Time Slot B, Channel 1, Channel 2, Channel 3, and Channel 4 are written, unless the device is configured to sum all channels. In that case, a single value of either 16 bits or 32 bits, depending on the FIFO data configuration, is written for Time Slot A, followed by Timeslot B. For 16-bit writes, the data is written as Bits[15:8] followed by Bits[7:0]. For 32-bit writes, the data is written as Bits[15:8] followed by Bits[7:0], Bits[31:24], and Bits[23:16].

The number of bytes currently stored in the FIFO is available in Register 0x00, Bits[15:8]. A dedicated FIFO interrupt is also available and automatically generates when a specified amount of data is written to the FIFO.

### **Interrupt-Based Method**

To read data from the FIFO using an interrupt-based method, use the following procedure:

- 1. In program mode, set the configuration of the time slots as desired for operation.
- 2. Write Register 0x11 with the desired data format for each time slot.
- 3. Set the FIFO\_THRESH bit in Register 0x06, Bits[13:8] to the interrupt threshold. A recommended value for this is the number of 16-bit words in a data packet, minus 1. This causes an interrupt to generate when there is at least one complete packet in the FIFO.
- 4. Enable the FIFO interrupt by writing a 0 to the FIFO\_ INT\_MASK in Register 0x01, Bit 8. Also, configure the interrupt pin (GPIO0) by writing the appropriate value to the bits in Register 0x02.
- 5. Enter normal operation mode by setting Register 0x10 to 0x2.
- 6. When an interrupt occurs, consider the following:
  - It is not required to read the FIFO\_SAMPLES bits because the interrupt is generated only if there are one or more full packets. Optionally, the interrupt routine can check for the presence of more than one available packet by reading these bits.
  - Read a complete packet using one or more multiword accesses using Register 0x60. Reading the FIFO automatically frees the space for new samples.

The FIFO interrupt automatically clears immediately upon reading any data from the FIFO and is set again only when the FIFO is written and the number of words is above the FIFO threshold.

### **Polling Method**

To read data from the FIFO in a polling method, use the following procedure:

- 1. In program mode, set the configuration of the time slots as desired for operation.
- 2. Write Register 0x11 with the desired data format for each time slot.
- 3. Enter normal operation mode by setting Register 0x10 to 2.

Next, begin the following polling operations:

- 1. Wait for the polling interval to expire.
- 2. Read the FIFO\_SAMPLES bits (Register 0x00, Bits[15:8]).
- 3. If FIFO\_SAMPLES ≥ the packet size, read a packet using the following steps:
  - Read a complete packet using one or more multiword accesses via Register 0x60. Reading the FIFO automatically frees the space for new samples.
  - Repeat Step 1.

When a mode change is required, or any other disruption to normal sampling is necessary, the FIFO must be cleared. Use the following procedure to clear the state and empty the FIFO:

- 1. Enter program mode by setting Register 0x10 to 0x1.
- 2. Write 1 to Register 0x00, Bit 15.

### Reading Data from Registers Using Interrupts

The latest sample data is always available in the data registers and is updated simultaneously at the end of each time slot. The data value for each photodiode channel is available as a 16-bit value in Register 0x64 through Register 0x67 for Time Slot A, and Register 0x68 through Register 0x68 for Time Slot B. If allowed to reach their maximum value, Register 0x64 through Register 0x68 clip. If Register 0x64 through Register 0x68 saturate, the unsaturated (up to 27 bits) values for each channel are available in Register 0x70 through Register 0x77 for Time Slot A and Register 0x78 through Register 0x7F for Time Slot B. Sample interrupts are available to indicate when the registers are updated and can be read. To use the interrupt for a given time slot, use the following procedure:

- 1. Enable the sample interrupt by writing a 0 to the appropriate bit in Register 0x01. To enable the interrupt for Time Slot A, write 0 to Bit 5. To enable the interrupt for Time Slot B, write 0 to Bit 6. Either one or both interrupts can be set.
- 2. Configure the interrupt pin (GPIOx) by writing the appropriate value to the bits in Register 0x02.
- 3. An interrupt generates when the data registers are updated.
- 4. The interrupt handler must perform the following in order:
  - Read Register 0x00 and observe Bit 5 or Bit 6 to confirm which interrupt has occurred. This step is not required if only one interrupt is in use.

- Read the data registers before the next sample can be written. The system must have interrupt latency and service time short enough to respond before the next data update, based on the output data rate.
- Write a 1 to Bit 5 or Bit 6 in Register 0x00 to clear the interrupt.

If both time slots are in use, it is possible to use only the Time Slot B interrupt to signal when all registers can be read. It is recommended to use the multiword read to transfer the data from the data registers.

### **Reading Data from Registers Without Interrupts**

If the system interrupt response is not fast or predictable enough to use the interrupt method, or if the interrupt pin (GPIOx) is not used, it is possible to obtain reliable data access by using the data hold mechanism. To guarantee that the data read from the registers is from the same sample time, it is necessary to prevent the update of samples while reading the current values. The method for executing register reads without interrupt timing is as follows:

- 1. Write a 1 to SLOTA\_DATA\_HOLD or SLOTB\_DATA\_ HOLD (Register 0x5F, Bit 1 and Bit 2, respectively) for the time slot requiring access (both time slots can be accessed). Writing to these bits prevents sample updates.
- 2. Read the registers as desired.
- 3. Write a 0 to the SLOTA\_DATA\_HOLD or SLOTB\_DATA\_ HOLD bits (Register 0x5F, Bit 1 and Bit 2, respectively) previously set. Writing to these bits allows sample updates to occur again.

Because a new sample may arrive while the reads are occurring, this method prevents the new sample from partially overwriting the data being read.

### **CLOCKS AND TIMING CALIBRATION**

The ADPD188BI operates using two internal time bases. A 32 kHz clock sets the sample timing, and a 32 MHz clock controls the timing of internal functions such as LED pulsing and data capture. Both clocks are internally generated and exhibit device to device variation of approximately 10% (typical).

The ADPD188BI provides a simple calibration procedure for both clocks.

### Calibrating the 32 kHz Clock

This procedure calibrates items associated with the output data rate. Calibrating this clock is important for items where an accurate data rate is important.

To calibrate the 32 kHz clock, use the following steps:

 Set the sampling frequency to the highest the system can handle, such as 2000 Hz. Because the 32 kHz clock controls sample timing, the clock frequency is readily accessible via the GPIO0 pin. Configure the interrupt by writing the appropriate value to Bits[2:0] in Register 0x02 and set the interrupt to occur at the sampling frequency by

writing 0x0 to Register 0x01, Bit 5 or Bit 6. Monitor the GPIO0 pin. The interrupt frequency must match the set sample frequency.

- 2. If the monitored interrupt frequency is less than the set sampling frequency, decrease the CLK32K\_ADJUST bits (Register 0x4B, Bits[5:0]). If the monitored interrupt frequency is larger than the set sampling frequency, increase the CLK32K\_ADJUST bits.
- 3. Repeat Step 1 until the monitored interrupt signal frequency is close to the set sampling frequency.

### Calibrating the 32 MHz Clock

This procedure calibrates items associated with the fine timing within a sample period, such as LED pulse width and spacing, and assumes that the 32 kHz clock is already calibrated.

Use the following steps to calibrate the 32 MHz clock:

- 1. Write 0x1 to Register 0x5F, Bit 0.
- Enable the CLK\_RATIO calculation by writing 0x1 to Register 0x50, Bit 5 (CLK32M\_CAL\_EN). This function counts the number of 32 MHz clock cycles in two cycles of the 32 kHz clock. With this function enabled, this value is stored in Register 0x0A, Bits[11:0] and this ratio is nominally 2000 (0x07D0).
- 3. Calculate the 32 MHz clock error as follows:

Clock Error = 32 MHz × (1 – CLK\_RATIO/2000)

4. Adjust the frequency by setting Bits[7:0] in Register 0x4D per the following equation:

*CLK32M\_ADJUST* = *Clock Error*/109 kHz

- 5. Write 0x0 to Register 0x50, Bit 5 to reset the CLK\_RATIO function.
- 6. Repeat Step 1 through Step 5 until the desired accuracy is achieved.
- 7. Write 0x1 to Register 0x5F, Bit 0, and set the GPIO0 pin back to the mode desired for normal operation.

# OPTIONAL TIMING SIGNALS AVAILABLE ON GPIO0 AND GPIO1

The ADPD188BI provides a number of different timing signals, available via the GPIO0 and GPIO1 pins, to enable easy system synchronization and flexible triggering options. Each GPIOx pin can be configured as an open-drain output if they are sharing the bus with other drivers, or they can be configured to always drive the bus. Both outputs also have polarity control in situations where a timing signal must be inverted from the default.

Table 16. GPTOX Control Settings						
Pin Name	Register, Bits	Setting Description				
GPIO0	0x02, Bit 0	0: polarity active high				
		1: polarity active low				
	0x02, Bit 1	0: always drives the bus				
		1: drives the bus when asserted				
	0x02, Bit 2	0: disables the GPIO0 pin drive				
		1: enables the GPIO0 pin drive				
GPIO1	0x02, Bit 8	0: polarity active high				
		1: polarity active low				
	0x02, Bit 9	0: always drives the bus				
		1: drives the bus when asserted				
	0x4F, Bit 6	0: disables the GPIO1 pin drive				
		1: enables the GPIO1 pin drive				

Table 16. GPIOx Control Settings

The various available timing signals are controlled by the settings in Register 0x0B. Bits[12:8] of this register control the timing signals available on GPIO1, and Bits[4:0] control the timing signals available on GPIO0. All of the timing signals described in this data sheet are available on either (or both) of the GPIO0 and GPIO1 pins. Timing diagrams are shown in Figure 33 and Figure 34. The time slot settings used to generate the timing diagrams are described in Table 17.

# Table 17. ADPD188BI Settings Used for the TimingDiagrams Shown in Figure 33 and Figure 34

Register	Setting	Description
0x31	0x0118	Time Slot A: 1 LED pulse
0x36	0x0418	Time Slot B: 4 LED pulses
0x15	0x0120	Time Slot A decimation = 4, Time Slot B decimation = 2




Figure 33. Optional Timing Signals Available on GPIOx—Register 0x0B, Bits[12:8] or Bits[4:0] = 0x02, 0x05, 0x06, 0x07, and 0x0F




Figure 34. Optional Timing Signals Available on GPIOx—Register 0x0B, Bits[12:8] or Bits[4:0] = 0x02, 0x0C, 0x0D, and 0x0E

### Interrupt Function

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x01 configures the respective pin to perform the interrupt function as defined by the settings in Register 0x01.

### Sample Timing

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x02 configures the respective pin to provide a signal that asserts at the beginning of the first time slot of the current sample and deasserts at the end of the last time slot of the current sample. For example, if both time slots are enabled, this signal asserts at the beginning of Time Slot A and deasserts at the end of Time Slot B. If only a single time slot is enabled, the signal asserts at the beginning of the enabled time slot and deasserts at the end of this same time slot.

### **Pulse Outputs**

Three options are available to provide a copy of the LED pulse outputs. Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x05 provides a copy of the Time Slot A LED pulses on the respective pin. A setting of 0x06 provides the Time Slot B pulses, and a setting of 0x07 provides the pulse outputs of both time slots.

### **Output Data Cycle Signal**

There are three options available to provide a signal that indicates when the output data is written to the output data registers or to the FIFO. Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x0C provides a signal that indicates that a data value is written for Time Slot A. A setting of 0x0D provides a signal that indicates that a data value is written for Time Slot B, and a setting 0x0E provides a signal to indicate that a value is written for either time slot. The signal asserts at the end of the time slot when the output data is already written, and deasserts at the start of the subsequent sample. This timing signal is especially useful in situations where the FIFO is being used. For example, one of the GPIOx pins can be configured to provide an interrupt after the FIFO reaches the FIFO threshold set in Register 0x06, Bits[13:8], while the other GPIOx pin can be configured to provide the output data cycle signal. This signal can be used to trigger a peripheral device, such as an accelerometer, so that time aligned signals are provided to the processor.

### f<sub>s</sub>/2 Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x0F configures the respective pin to provide a signal that toggles at half the sampling rate. The  $f_s/2$  timing signal always starts in an active low state when the device switches from standby mode to normal operating mode and transitions to a high state at the completion of the first sample.

### Logic 0 Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x10 configures the respective pin to provide a Logic 0 output.

### Logic 1 Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x11 configures the respective pin to provide a Logic 1 output.

### 32 kHz Oscillator Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] = 0x13 configures the respective pin to provide a copy of the on-board 32 kHz oscillator.

### LED DRIVER PINS AND LED SUPPLY VOLTAGE

The LED driver pins (LED1/DNC, LED2, and LED3/DNC) have an absolute maximum voltage rating of 3.6 V. Any voltage exposure over this rating affects the reliability of the device operation and, in certain circumstances, causes the device to stop proper operation. The voltage of the LED driver pins must not be confused with the supply voltages for the LEDs themselves ( $V_{LED1}$  and  $V_{LED3}$ ). These are the voltages applied to the anodes of the internal LEDs connected at VLED1 and VLED3.

### LED DRIVER OPERATION

The LED drivers for the ADPD188BI are current sinks. Typical LED driver current vs. LED driver voltage is shown in Figure 9. Figure 30 shows the basic schematic of how the ADPD188BI connects to an LED through the LED driver. The Determining the Average Current section and the Determining  $C_{VLED}$  section define the requirements for the bypass capacitor ( $C_{VLED}$ ) and the supply voltages of the LEDs ( $V_{LEDx}$ ).

### **DETERMINING THE AVERAGE CURRENT**

When the ADPD188BI drives an LED, it drives the LED in a series of short pulses. Figure 35 shows the typical ADPD188BI configuration of a pulse burst sequence. In this sequence, the LED pulse width ( $t_{LED_PULSE}$ ) is 3  $\mu$ s, and the LED pulse period ( $t_{LED_PERIOD}$ ) is 15  $\mu$ s. The goal of C<sub>VLED</sub> is to buffer the LED between individual pulses. In the worst case scenario, where the pulse train shown in Figure 35 is a continuous sequence of short pulses, the V<sub>LEDx</sub> supply must supply the average current. Therefore, calculate I<sub>LED\_AVERAGE</sub> as follows:

$$I_{Led\_AVERAGE} = (t_{Led\_PULSE}/t_{Led\_PERIOD}) \times I_{Led\_PEAK}$$
(1)

where:

 $\mathit{I_{LED\_AVERAGE}}$  is the average current needed from the  $V_{LED}$  supply. It is also the  $V_{LEDx}$  supply current rating.

 $I_{LED\_PEAK}$  is the peak current setting of the LED.

For the numbers shown in Figure 35,  $I_{LED_AVERAGE} = 3/19 \times I_{LED_PEAK}$ . For typical LED timing, the average  $V_{LEDx}$  supply current is  $3/19 \times 250$  mA = 39.4 mA, indicating that the  $V_{LEDx}$  supply must support a dc current of 40 mA.




Figure 35. Typical LED Pulse Burst Sequence Configuration

### DETERMINING CVLED

To determine the  $C_{VLED}$  capacitor value, determine the maximum forward bias voltage ( $V_{FB\_LED\_MAX}$ ) of the LED in operation. From Figure 36,  $I_{LED\_PEAK}$  converts to  $V_{FB\_LED\_MAX}$ . For example, with a 100 mA current,  $V_{FB\_LED\_MAX}$  is 3.75 V. Any series resistance in the LED path must also be included in this voltage. When designing the LED path, keep in mind that small resistances can add up to large voltage drops when a 100 mA current is driven through the resistor. These resistances can be unnecessary constraints on the  $V_{LEDx}$  supply.

For the  $C_{VLED}$  capacitor to be sized correctly, do not deplete it during the pulse of the LED to the point where the voltage on the capacitor is less than the forward bias on the LED. To calculate the minimum value for the  $V_{LEDx}$  bypass capacitor ( $C_{VLED}$ ), use the following equation:

$$C_{VLED} = \frac{t_{LED\_PULSE} \times I_{LED\_PEAK}}{V_{LED\_MIN} - (V_{FB\_LED\_MAX} + 0.6)}$$
(2)

### where:

*t*<sub>LED\_PULSE</sub> is the LED pulse width.

*I*<sub>LED\_PEAK</sub> is the maximum forward bias current on the LED used in operating the device.

 $V_{LED\_MIN}$  is the lowest voltage from the  $V_{LED}$  supply with no load.  $V_{FB\_LED\_MAX}$  is the maximum forward bias voltage required on the LED to achieve  $I_{LED\_PEAK}$ .

The numerator of the  $C_{VLED}$  equation sets up the total discharge amount in coulombs from the bypass capacitor to satisfy a single programmed LED pulse of the maximum current. The denominator represents the difference between the lowest voltage from the  $V_{LEDx}$  supply and the LED required voltage. The LED required voltage is the voltage of the anode of the LED such that the 0.6 V compliance of the LED driver at 100 mA and the forward bias voltage of the LED operating at the maximum current is satisfied. For a typical ADPD188BI example, assume that the lowest value for the  $V_{LEDx}$  supply is 4.5 V and that the peak current is 100 mA for the blue LED. The minimum value for  $C_{VLED}$  is then equal to 2  $\mu$ F.

$$C_{VLED} = (3 \times 10^{-6} \times 0.10)/(4.5 - (3.75 + 0.6)) = 2.0 \,\mu\text{F}$$
 (3)

As shown in Equation 3, the minimum supply voltage drops close to the maximum anode voltage, and the demands on  $C_{VLED}$  become more stringent, forcing the capacitor value higher. It is important to plug the correct values into these equations. For example, using an average value for  $V_{LED\_MIN}$  instead of the worst-case value for  $V_{LED\_MIN}$  can cause a problem. Therefore, adding sufficient margin on  $C_{VLED}$  is strongly recommended.

The calculation shown above assumes a series resistance between  $V_{\text{LEDx}}$  and  $C_{\text{VLED}}$  of <1  $\Omega$  and that the capacitor can be fully recharged between pulses. If this is not the case, then the number of pulses must be factored into the value of  $C_{\text{VLED}}$ .





Figure 36. Typical LED Forward Bias Voltage Drop as a Function of the LED Driver Current

### USING EXTERNAL LEDS

The ADPD188BI LED driver is also connected to an external package pin so that the driver can drive external LEDs, if desired. Figure 37 shows a connection diagram that enables driving external LEDs.





### **CALCULATING CURRENT CONSUMPTION**

The current consumption of the ADPD188BI depends on the user selected operating configuration, as described in the following equations.

### **Total Power Consumption**

To calculate the total power consumption, use Equation 4.

$$Total Power = I_{VDD\_AVERAGE} \times V_{DD} + I_{LED\_AVERAGE} \times V_{LED}$$
(4)

where:

 $I_{VDD_AVERAGE}$  is the average  $V_{DD}$  supply current.  $V_{DD}$  is the voltage applied at the VDD1 and VDD2 pins.  $I_{LED_AVERAGE}$  is the average LED supply current.  $V_{LED}$  is the voltage at the VLEDx pins, respectively.

### Average V<sub>DD</sub> Supply Current

To calculate the average  $V_{\text{DD}}$  supply current (I\_{\text{VDD}\\_AVG}), use Equation 5.

$$I_{VDD\_AVG} = DR \times ((I_{AFE\_A} \times t_{SLOTA}) + (I_{AFE\_B} \times t_{SLOTB}) + Q_{PROC\_x}) + I_{VDD\_STANDBY}$$
(5)

where:

DR is the data rate in Hz.

 $I_{VDD\_STANDBY} = 0.2 \ \mu A.$ 

 $Q_{PROC_x}$  is an average charge associated with a processing time, as follows:

When only Time Slot A is enabled,

$$Q_{PROC_A}(C) = 0.35 \times 10^{-6}$$

When only Time Slot B is enabled,

 $Q_{PROC_B}(C) = 0.24 \times 10^{-6}$ 

When Time Slot A and Time Slot B are enabled,

$$Q_{PROC\_AB}(C) = 0.40 \times 10^{-6}$$

$$I_{AFE_x}(A) = 3.0 \times 10^{-3} + (1.5 \times 10^{-3} \times NUM\_CHANNELS) + (4.6 \times 10^{-3} \times I_{LEDX_PK} / SCALE_X)$$
(6)

$$t_{SLOTx} (sec) = LEDx_OFFSET + LEDx_PERIOD \times PULSE_COUNT$$
(7)

where:

seconds.

i

(

*NUM\_CHANNELS* is the number of active channels. *ILEDX\_PK* is the peak LED current, expressed in amps, for the LED enabled in that particular time slot.

SCALE\_X is the scale factor for the LED current drive determined by Bit 13 of the ILEDx\_COARSE register. LEDx\_OFFSET is the pulse start time offset expressed in

LEDx\_PERIOD is the pulse period expressed in seconds. PULSE COUNT is the number of pulses.

Note that if either Time Slot A or Time Slot B are disabled,  $I_{AFE_x} = 0$  for that respective time slot.

### Average V<sub>LEDA</sub> Supply Current

To calculate the average  $V_{\mbox{\scriptsize LEDA}}$  supply current (I\_{\mbox{\scriptsize LED}\_{\mbox{\scriptsize AVG}\_{\mbox{\scriptsize A}}}), use Equation 8.

$$I_{LED\_AVG\_A} = SLOTA\_LED\_WIDTH \times I_{LEDA\_PK} \times DR \times PULSE\_COUNT$$
(8)

where:

*SLOTA\_LED\_WIDTH* is the LED pulse width expressed in seconds.

*I*<sub>LEDA\_PK</sub> is the peak current, expressed in amps, for the Time Slot A LED.

### Average V<sub>LEDB</sub> Supply Current

To calculate the average  $V_{\mbox{\tiny LEDB}}$  supply current (I\_{\mbox{\tiny LED}\\_AVG\\_B}), use Equation 9.

$$I_{LED\_AVG\_B} = SLOTB\_LED\_WIDTH \times I_{LEDB\_PK} \times DR \times PULSE \ COUNT$$
(9)

where:

*SLOTB\_LED\_WIDTH* is the LED pulse width expressed in seconds.

 $I_{\mbox{\it LEDB\_PK}}$  is the peak current, expressed in amps, for the Time Slot B LED.

### **OPTIMIZING SNR**

### Setting Optimal TIA Gain and LED Current

The optimal gain and LED current must be set at startup according to the expected signal level and desired SNR. In smoke detector applications, the expected power transfer ratio (PTR) of the measured smoke sources in the order of <10 nW of received optical power for each mW of transmitted optical power. This optical power is a very small response. Therefore, the TIA gain setting of 200 k $\Omega$  is the most likely to be used to ensure the lowest referred to input noise setting for the signal being measured. If a smoke chamber is used, there can be an additional background signal present. If this background signal

is large enough such that the combination of the background plus the desired signal saturates the input of the device at 200 k $\Omega$  TIA gain, a smaller TIA gain must be chosen. After the ideal TIA gain is determined, set the LED current to a level that allows the greatest amount of input channel dynamic range to be used without saturating.

### **Tuning the Pulse Count**

After the LED peak current and TIA gain are optimized, increasing the number of pulses per sample increases the SNR by the square root of the number of pulses. There are two ways to increase the pulse count. The pulse count registers (Register 0x31, Bits[15:8], and Register 0x36, Bits[15:8]) change the number of pulses per internal sample. Register 0x15, Bits[6:4] and Bits[10:8], controls the number of internal samples that are averaged together before the data is sent to the output. Therefore, the number of pulses per sample is the pulse count register multiplied by the number of subsequent samples being averaged. In general, the internal sampling rate increases as the number of internal sample averages increase to maintain the desired output data rate. The SNR per watt is most optimal with pulse count values of 16 or less. If the pulse count values are above 16, the square root relationship begins to roll off such that the SNR no longer increases at the rate of the square root of the number of pulses. However, this square root relationship continues to hold when averaged between samples using Register 0x15.

Note that increasing the LED peak current increases SNR almost directly proportional to LED power, whereas increasing the number of pulses by a factor of n results in only a nominal  $\sqrt{(n)}$  increase in SNR.

When using the sample sum and average function (Register 0x15), the output data rate decreases by the number of summed samples. To maintain a static output data rate, increase the sample frequency (Register 0x12) by the same factor as that selected in Register 0x15. For example, for a 100 Hz output data rate and a sample sum and average of four samples, set the sample frequency to 400 Hz.

### Improving SNR Using Integrator Chopping

The charge integrator is the last stage in the AFE that is integrated to the ADPD188BI datapath. The integrator uses an on and off integration sequence, synchronized to the emitted light pulse, which acts as an additional high-pass filter to remove offsets, drifts, and low frequency noise from the previous stages. However, the integrating amplifier may introduce low frequency signal content at a low level. The ADPD188BI has an integrator chop mode that enables additional chopping in the digital domain to remove this signal. This chopping is achieved by using even numbers of pulses per sample and inverting the integration sequence for half of these sequences. When calculating how to combine the digitized result of each pulse of the sample, the sequences with an inverted integrator sequence are subtracted and the sequences with a normal integrator sequence are added. An example diagram of the integrator chopping sequence is shown in Figure 38.

The result of integrator chopping is that any low frequency signal contribution from the integrator is eliminated, leaving only the integrated signal and results in higher SNR, especially at higher numbers of pulses and at lower TIA gains where the integrator noise contribution becomes more pronounced.

Digital chopping is enabled using the registers and bits detailed in Table 18. The bit fields define the chopping operation for the first four pulses. This 4-bit chopping sequence is then repeated for all subsequent pulses. In Figure 38, a sequence is shown where the second and fourth pulses are inverted while the first and third pulses remain in the default polarity (noninverted). This configuration is achieved by setting Register 0x17, Bits[3:0] =0xA and Register 0x1D, Bits[3:0] = 0xA for Time Slot A and Time Slot B, respectively. To complete the operation, the math must be adjusted using Register 0x58. In this example, set Register 0x58, Bits[9:8] and Register 0x58, Bits[11:10] to b01 to add the third pulse and subtract the fourth pulse for Time Slot A and Time Slot B, respectively. Set Register 0x58, Bits[2:1] and Register 0x58, Bits[6:5] to b01 to add the first pulse and subtract the second pulse for Time Slot A and Time Slot B, respectively. This sequence then repeats for every subsequent sequence of four pulses. An even number of pulses must be used with integrator chop mode.

When using integrator chop mode, the ADC offset registers (Register 0x18 through Register 0x1B for Time Slot A and Register 0x1E through Register 0x21 for Time Slot B) must be set to 0. These registers must be set because when the math is adjusted to subtract inverted integration sequences while default integration sequences are added, any digital offsets at the ADC output are automatically eliminated. Integrator chop mode also eliminates the need to manually null the ADC offsets at startup in a typical application. Eliminating the offset using chop mode may clip at least half of the noise signal when no input signal is present, making it difficult to measure the noise floor during system characterization. Because of this difficulty, either characterize the noise floor of the system with chop mode disabled or with chop mode enabled and include a minimal signal present at the input that increases the noise floor enough such that it is no longer clipped.




Figure 38. Diagram of the Integrator Chopping Sequence

Hex. Address Data Bit(s) Bit Name Description		Description	
0x17	[3:0]	INTEG_ORDER_A	Integration sequence order for Time Slot A. Each bit corresponds to the polarity of the integration sequence of a single pulse in a four pulse sequence. Bit 0 controls the integration sequence of Pulse 1, Bit 1 controls Pulse 2, Bit 2 controls Pulse 3, and Bit 3 controls Pulse 4. After four pulses, the sequence repeats.
			0: normal integration sequence.
			1: reversed integration sequence.
0x1D	[3:0]	INTEG_ORDER_B	Integration sequence order for Time Slot B. Each bit corresponds to the polarity of the integration sequence of a single pulse in a four pulse sequence. Bit 0 controls the integration sequence of Pulse 1, Bit 1 controls Pulse 2, Bit 2 controls Pulse 3, and Bit 3 controls Pulse 4. After four pulses, the sequence repeats.
			0: normal integration sequence.
			1: reversed integration sequence
0x58	[11:10]	FLT_MATH34_B	Time Slot B control for adding and subtracting Sample 3 and Sample 4 in a four pulse sequence (or any multiple of four pulses, for example, Sample 15 and Sample 16 in a 16 pulse sequence).
			00: add third and fourth.
			01: add third and subtract fourth.
			10: subtract third and add fourth.
			11: subtract third and fourth.
	[9:8]	FLT_MATH34_A	Time Slot A control for adding and subtracting Sample 3 and Sample 4 in a four pulse sequence (or any multiple of four pulses, for example, Sample 15 and Sample 16 in a 16 pulse sequence).
			00: add third and fourth.
			01: add third and subtract fourth.
			10: subtract third and add fourth.
			11: subtract third and fourth.
	[6:5]	FLT_MATH12_B	Time Slot B control for adding and subtracting Sample 1 and Sample 2 in a four pulse sequence (or any multiple of four pulses, for example, Sample 13 and Sample 14 in a 16 pulse sequence).
			00: add first and second.
			01: add first and subtract second.
			10: subtract first and add second.
			11: subtract first and second.
	[2:1]	FLT_MATH12_A	Time Slot A control for adding and subtracting Sample 1 and Sample 2 in a four pulse sequence (or any multiple of four pulses, for example, Sample 13 and Sample 14 in a 16 pulse sequence).
			00: add first and second.
			01: add first and subtract second.
			10: subtract first and add second.
			11: subtract first and second.

### Table 18. Register Settings for Integrator Chop Mode

### TIA ADC MODE

Figure 39 shows how to put the ADPD188BI into a mode that effectively runs the TIA directly into the ADC without using the analog band-pass filter (BPF) and integrator. This mode is referred to as TIA ADC mode. There are two basic applications of TIA ADC mode: normal operation and TIA ADC.

In normal operation, all the background light is blocked from the signal chain, and therefore, cannot be measured. TIA ADC mode can measure the amount of background and ambient light.




Figure 39. TIA ADC Mode Block Diagram

When the devices are in TIA ADC mode, the BPF and the integrator stage are bypassed. This bypass effectively wires the TIA directly into the ADC. At the set sampling frequency, the ADC samples Channel 1 through Channel 4 in sequential order and each sample is taken at 1  $\mu$ s intervals.

There are two modes of operation in TIA ADC mode. One mode is an inverting configuration where TIA ADC mode directly drives the ADC. This mode is enabled by setting Register 0x43 (Time Slot A) and/or Register 0x45 (Time Slot B) to 0xB065, which bypasses the BPF and the integrator. With the ADC offset register(s) for the desired channel set to 0 and the TIA\_VREF set to 1.265 V, the output of the ADC is at ~13,000 codes for a single pulse and a zero input current condition. As the input current from the photodiode increases, the ADC output decreases toward 0.

The recommended TIA ADC mode is one in which the BPF is bypassed and the integrator is configured as a buffer. This mode is enabled by writing 0xAE65 to Register 0x43 (Time Slot A) and/or Register 0x45 (Time Slot B) to bypass the BPF. To configure the integrator as a buffer, set Bit 7 of Register 0x42 (Time Slot A) and/or Register 0x44 (Time Slot B) to 1, and set Bit 7 of Register 0x58 to 1. With the ADC offset register(s) for the desired channel set to 0 and TIA\_VREF set to 1.265 V, the output of the ADC is at ~13,000 codes for a single pulse and a zero input current condition. As the input current from the photodiode increases, the ADC output decreases toward 0.

When configuring the integrator as a buffer, there is the option to either use a gain of 1 or a gain of 0.7. Using the 0.7 gain increases the usable dynamic range at the input to the TIA. The buffer gain is set using Register 0x42, Bit 9 for Time Slot A and Register 0x44, Bit 9 for Time Slot B. Setting this bit to 0 (default) sets a gain of 1. Setting this bit to 1 configures the buffer with a gain of 0.7. The ADC output (ADCOUT) is calculated as follows:

$$ADC_{OUT} = 8192 \pm (((2 \times TIA_VREF - 2 \times i \times R_F - 1.8 \text{ V})))$$
  
146 \muV/LSB) \times SLOTx\_BUF\_GAIN) (10)

where:

*TIA\_VREF* is the bias voltage for the TIA (the default value is 1.265 V).

*i* is the input current to the TIA.

*RF* is the TIA feedback resistor.

SLOTx\_BUF\_GAIN is either 0.7 or 1, based on the setting of Register 0x42, Bit 9 and Register 0x44, Bit 9.

Equation 10 is an approximation and does not account for internal offsets and gain errors. The equation also assumes that the ADC offset registers are set to 0.

One time slot can be used in TIA ADC mode at the same time the other time slot is being used in normal pulsed mode. This capability is useful to simultaneously monitor ambient and pulsed signals. The ambient signal is monitored during the time slot configured for TIA ADC mode, while the pulsed signal, with the ambient signal rejected, is monitored in the time slot configured for normal mode.

### Protecting Against TIA Saturation in Normal Operation

One reason to monitor TIA ADC mode is to protect against environments that may cause saturation. One concern when operating in high light conditions, such as in a chamberless smoke detector design, is that the TIA stage may become saturated while the ADPD188BI continues to communicate data. The resulting saturation is not typical. The TIA, based on its settings, can only handle a certain level of photodiode current. Based on how the ADPD188BI is configured, if there is a current level from the photodiode that is larger than the TIA can handle, the TIA output during the LED pulse effectively extends and widens the current pulse. The AFE timing is then violated because the positive portion of the BPF output extends into the negative section of the integration window. As a result, the photosignal is subtracted from itself, decreasing the output signal when the effective light signal increases.

To measure the response from the TIA and to verify that this stage is not saturating, place the device in TIA ADC mode with the integrator configured as a buffer and modify the timing. More specifically, sweep SLOTx\_AFE\_OFFSET until the output reading reaches a maximum. This procedure aligns the ADC sampling time with the LED pulse to measure the total amount of light falling on the photodetector (for example, background light + LED pulse).

To ensure that the TIA does not saturate, make sure to provide a safe operating region typically at ¾ full scale and lower. Use Table 19 to determine how the output codes map to ADC levels on a per channel per pulse basis. These codes are not the same as in normal mode because the BPF and integrator are not unity-gain elements.

Unit

LSB LSB LSB LSB

μΑ μΑ μΑ μΑ

nA/LSB nA/LSB nA/LSB nA/LSB

# Using the EXT\_IN1 and EXT\_IN2 Inputs with a Voltage Source

The ADPD188BI can be used for voltage inputs. Voltage inputs can be measured in normal mode or in TIA ADC mode. TIA ADC mode is preferred if these inputs are not a result of stimulation from the LED driver. To understand the conversion gain from a voltage through a series resistor, R<sub>s</sub>, determine the current by following the schematic in Figure 40 and using the following equation:




Figure 40. ADPD188BI Used for Voltage Inputs

Input Current =	$(V_{IN} - TIA)$	$_VREF$ )/( $R_s + R_IN$ )	
mpui Guirem –	(VIN = IIII)	$_V (RLI)/(RS + R_IR)$	

where:

*Input Current* is the resulting input current to the device.  $V_{IN}$  is the voltage input.

*TIA\_VREF* is the setting of the TIA reference voltage.  $R_s$  is the external series resistance shown in Figure 40.  $R_IN$  is the on-chip series resistance as defined in Table 2.

Values for R\_IN are listed in Table 2. R\_IN is not needed for the photodiode or other current inputs because the current of these inputs are not a function of the input resistance. Converting the input current in amps to ADC codes (LSBs) follows Table 19 in TIA ADC mode. Current conversion in normal mode is listed in Table 2. The offset level shown in Table 19 represents the expected code value with zero current input. The conversion gain in nA/LSB can be added onto this offset level for nonzero input currents.

Parameter	Test Conditions/Comments	Тур	
TIA ADC Offset Level	Floating input (input current = 0 A); Register 0x43 and Register 0x45 = 0xAE65; Register 0x42 and Register 0x44, Bit 7 = 1, Register 0x58, Bit 7 = 1		
	Register 0x42 and Register 0x44, Bits[5:4] = 0 (TIA_VREF = 1.14 V)	11400	
	Register 0x42 and Register 0x44, Bits[5:4] = 1 (TIA_VREF = 1.01 V)	9700	
	Register 0x42 and Register 0x44, Bits[5:4] = 2 (TIA_VREF = 0.89 V)	8100	
	Register 0x42 and Register 0x44, Bits[5:4] = 3 (TIA_VREF = 1.27 V); recommended for PD inputs	13200	
TIA ADC Saturation	Values expressed per channel, per sample; buffer gain = 1		
Levels <sup>1</sup>	25 kΩ	38.32	
	50 kΩ	19.16	
	100 kΩ	9.58	
	200 kΩ	4.79	ĺ
TIA ADC Resolution	Values expressed per channel, per sample; buffer gain = 1		
	25 kΩ	2.92	
	50 kΩ	1.5	
	100 kΩ	0.73	
	200 kΩ	0.37	

 $^{\scriptscriptstyle 1}$  TIA linear dynamic range is 85% of listed saturation levels.

### Table 20. Configuration Registers to Switch Between Normal Sample Mode and TIA ADC Mode

Address	Data Bits	Bit Name	Normal Mode Value	TIA ADC Mode Value	Description
0x42	[15:10]	SLOTA_AFE_MODE	0x07	Not applicable	In normal mode, this setting configures the integrator block for optimal operation. This setting is not important for TIA ADC mode.
	9	SLOTA_BUF_GAIN	0x0	0x0	0: buffer gain = 1.0.
					1: buffer gain = 0.7.
	7	SLOTA_INT_AS_BUF	0x0	0x1	0: normal integrator configuration. 1: convert integrator to buffer amplifier in TIA ADC mode (required for 0x43 = 0xAE65).
0x43	[15:0]	SLOTA_AFE_CFG	0xADA5	0xAE65	Time Slot A AFE connection. 0xAE65: bypasses the BPF. 0xB065: can also be used in TIA ADC mode. This setting bypasses the BPF and the integrator.

Address	Data Bits	Bit Name	Normal Mode Value	TIA ADC Mode Value	Description
0x44	[15:10]	SLOTB_AFE_MODE	0x07	Not applicable	In normal mode, this setting configures the integrator block for optimal operation. This setting is not important for TIA ADC mode.
	9	SLOTB_BUF_GAIN	0x0	0x0	0: buffer gain = 1.0.
					1: buffer gain = 0.7.
	7	SLOTB_INT_AS_BUF	0x0	0x1	0: normal integrator configuration.
					1: convert integrator to buffer amplifier (required for Register 0x45 = 0xAE65).
0x45	[15:0]	SLOTB_AFE_CFG	0xADA5	0xAE65	Time Slot B AFE connection.
					0xAE65: bypasses the BPF.
					0xB065: can also be used in TIA ADC mode. This setting bypasses the BPF and the integrator.
0x58	7	ENA_INT_AS_BUF	0x0	0x1	Enables the ability to configure the integrator as a buffer in TIA ADC mode.

### **FLOAT MODE**

The ADPD188BI has a unique operating mode, float mode, that allows excellent SNR at low power in low light situations. In float mode, the photodiode is first preconditioned to a known state and then the photodiode anode is disconnected from the ADPD188BI receive path for a preset amount of float time. During the float time, light falls on the photodiode, either from ambient light, pulsed LED light, or a combination of the two depending on the operating mode. Charge from the sensor is stored directly on the capacitance of the sensor. At the end of the float time, the photodiode switches back into the ADPD188BI receive path and an inrush of the accumulated charge occurs, which is subsequently integrated by the ADPD188BI integrator. This integrator allows the maximum amount of charge to be processed per pulse with the minimum amount of noise added by the signal path. The charge is integrated externally on the photodiode capacitance for as long as it takes to acquire maximum charge, independent of the signal path amplifiers, that add noise to the signal.

Amplifier and ADC noise values are constant for a given measurement. For optimal SNR, it is recommended to have a greater amount of signal (charge) per measurement. In normal mode, because the pulse time is fixed, the charge per measurement is only increased by increasing the LED drive current. For high light conditions, this is sufficient. However, in low light conditions, there is a limit to the available current. In addition, high current pulses can cause ground noise in some systems. Blue LEDs have lower efficiency at high currents and many battery designs do not deliver high current pulses as efficiently. Float mode provides flexibility to increase the amount of charge per measurement by either increasing the LED drive current or by increasing the float time. This flexibility is especially useful in low current transfer ratio (CTR) conditions, such as 1 nA/mA, where normal mode requires multiple pulses to achieve an acceptable level of SNR.

is known (typically either 2  $\mu$ s or 3  $\mu$ s) and is consistent across devices and conditions. The shape of the signal coming through the BPF is also predictable, allowing a user to align the integrator timing with the zero crossing of the filtered signal. In float mode, the shape of the signal produced by the charge dump can differ across devices and conditions. A filtered signal cannot be reliably aligned and as a result, the BPF cannot be used. In float mode, the entire charge dump is integrated in the negative cycle of the integrator, and the positive cycle cancels any offsets.

### Float Mode Measurement Cycle

Figure 41 shows the float mode measurement cycle timing diagram, and the following details the main points of the cycle:

- The precondition period is shown prior to Point A. The photodiode is connected to the TIA and the photocurrent flows into the TIA. The photodiode anode is held at 0.9 V (Register 0x42 and Register 0x44, Bits[5:4] = 0x2 sets TIA\_VREF = 0.9 V). The photodiode is reverse biased to a maximum reverse bias of ~250 mV by setting Register 0x54, Bit 7 = 1 and Register 0x54, Bits[9:8] = 0x2 (for Time Slot A). At this point, the output of the TIA (TIA\_OUT) = TIA\_VREF (I<sub>PD</sub> × R<sub>F</sub>), where I<sub>PD</sub> is the current flowing from the PD into the ADPD188BI input when the integrator is off.
- At Point A, the photodiode is disconnected from the receive path. Light continues to fall on the photodiode, which produces a charge that directly accumulates on the photodiode capacitance. As the charge accumulates, the voltage at the floating photodiode anode rises. The TIA is disconnected from the input to the ADPD188BI so that no current flows through the TIA, and the TIA output is at TIA\_VREF. The integrator resets to 0 just prior to Point B. In the Float Mode for Synchronous LED Measurements section, the LED pulses during the time between Point A and Point D. Float times of <4 µs are not allowed.</li>

In float mode, the signal path bypasses the BPF and only uses the TIA and integrator. In normal mode, the shape of the pulse

# ADPD188BI

- At Point B, the integrator begins the positive integration phase. Small dc offsets between the TIA output and the integrator reference causes the integrator output to ramp up for positive offsets or ramp down for negative offsets. The photodiode continues to accumulate charge during this period.
- At Point C, the integrator begins the negative integration phase. This reversal in polarity begins to cancel any signal caused by offsets. This offset cancellation continues through Point F where all offsets are cancelled completely.
- At Point D, the photodiode switches into the receive path where all the charge that has accumulated on the photodiode capacitance during the float time is dumped into the TIA. The typical charge dump time is less than 2 µs. As the current

flows through the TIA, the output of the TIA responds with a negative signal. Because the integrator is in the negative integration phase at this point, the integrator output rises as the input current to the device integrates back to total charge. Between Point D and Point E, any light incident on the photodiode produces additional photocurrent that is immediately integrated by the integrator as charge.

- At Point E, the TIA disconnects from the receive path and the TIA output returns to TIA\_VREF. Between Point E and Point F, the integrator completes the negative integration phase and cancels the offsets.
- At Point F, the integrator output is held until sampled by the ADC.




Figure 41. Float Mode Measurement Cycle Timing Diagram

#### **Float Mode Limitations**

When using float mode, the limitations of the mode must be well understood. For example, there is a finite amount of charge that can accumulate on the capacitance of the photodiode, and there is also a maximum amount of charge that can be integrated by the integrator. Based on an initial reverse bias of 250 mV on the photodiode and if the photodiode begins to become nonlinear at ~200 mV of forward bias, there is ~450 mV of headroom for the anode voltage to increase from its starting point at the beginning of the float time before the charge ceases to accumulate in a linear fashion. It is desirable to operate only in the linear region of the photodiode (see Figure 42). To verify that float mode is operating in the linear region of the diode, perform a simple check by recording data at a desired float time and then recording data at half the float time. The ratio of the two received signals is recommended to be 2:1. If this ratio does not hold true, the diode is likely beginning to forward bias at the longer float time and becomes nonlinear.




Figure 42. Transfer Function of Integrated Charge on the Photodiode vs. Float Time

The maximum amount of charge that can be stored on the photodiode capacitance and remain in the linear operating region of the sensor can be estimated by the following:

Q = CV

where:

*Q* is the integrated charge.

*C* is the capacitance of the photodiode.

*V* is the amount of voltage change across the photodiode before the photodiode becomes nonlinear.

For the ADPD188BI, PDET1 and PDET2 are configured to be summed in a single channel. The PD capacitance is ~45 pF with 450 mV of headroom. Therefore, maximum amount of charge that can be stored on the photodiode capacitance is 20.25 pC.

In addition, consider the maximum amount of charge the ADPD188BI integrator can integrate. The integrator can integrate up to 7.6 pC. When this charge is referred to the input, consider the TIA gain. When the TIA gain is at 200 k $\Omega$ , the input referred charge is at a 1:1 ratio to the integrated charge on the integrator. For 100 k $\Omega$  gain, the ratio is 2:1, for 50 k $\Omega$  gain,

it is 4:1, and for 25 k $\Omega$  gain, it is 8:1. For the previous example using a photodiode with 45 pF capacitance, use a 50 k $\Omega$  TIA gain and set the float timing so that for a single pulse, the ADC output is at 50% of full scale. This TIA gain is a recommended operating condition for the background response from a smoke chamber with no smoke present. Under these operating conditions, 3.75 pC integrates per pulse by the integrator for 15 pC of charge accumulated on the photodiode capacitance. For small CTR, however, it can take a long time to accumulate 15 pC of charge on the photodiode capacitance. In this case, use higher TIA gains according to how much charge can be accumulated in a given amount of time. Ultimately, float times are determined by the type of measurement being made (ambient or pulsed LED), the photodiode capacitance, and the CTR of the system.

#### Float Mode for Ambient Light Measurements

Float mode is used for ambient light measurements where the background light is too small to be measured in TIA ADC mode. Use TIA ADC mode for ambient light measurements of higher intensities. Small amounts of light can be measured with adequate float times, allowing the incoming charge to accumulate to levels large enough to be measured above the noise floor of the system. The source of this light can be any combination of synchronous light (such as from a pulsed LED) and asynchronous light (such as background). If there is no system generated light source, the measurement is simply a measure of the background light.

Use a two pulse differential measurement technique to cancel out electrical drifts and offsets. Take two measurements, each of a different float time. The first float time is considerably shorter than the second pulse. After taking the two measurements, subtract Measurement 1 from Measurement 2, which effectively cancels out any offset and drift common to both measurements. What is left is an ambient light measurement based on an amount of charge that is integrated over a time that is the difference between the first and second float times. For example, if Float Time 1 is 6  $\mu$ s and Float Time 2 is 26  $\mu$ s, the ambient light measurement is based on 20  $\mu$ s of charge integrated on the photodiode capacitance with any offset and drift removed.

In float mode for ambient light, the number of pulses must be set to two to cancel drifts and offsets because only the first pulse can be short. More than two pulses can be used, however, pulses two through n are always the same length. If drift cancellation is not required, any number of pulses can be used and added together. Figure 43 shows an example of float ambient mode timing, and Table 21 details the relevant registers that must be configured.




Figure 43. Example of Float Ambient Mode Timing

#### Table 21. Float Ambient Mode Registers

		Reg	ister				
Group	Register Name	Time Slot A	Time Slot B	Float Mode Description			
Float Mode Operation	SLOTx_LED_SEL	0x14, Bits[1:0]	0x14, Bits[3:2]	Set to 0 to enable float mode.			
	FLT_EN_x	0x5E, Bits[14:13]	0x59, Bits[14:13]	Set to 3 to enable float between connect pulses.			
	FLT_MATH12_x	0x58, Bits[2:1]	0x58, Bits[6:5]	Set to 2 to subtract first pulse and add second pulse.			
	SLOTx_AFE_CFG	0x43, Bits[15:0]	0x45, Bits[15:0]	Set to 0xAE65 for TIA and integrator, bypass BPF.			
	SLOTx_TIA_VREF	0x42, Bits[5:4]	0x44, Bits[5:4]	Set to 2 for TIA_VREF = 0.9 V.			
	SLOTx_V_CATHODE	0x54, Bits[9:8]	0x54, Bits[11:10]	Set to 2 for 250 mV reverse bias on the photodiode at the precondition.			
	REG54_VCAT_ENABLE	0x54, Bit 7	0x54, Bit 7	Set to 1 to override Register 0x3C cathode voltage settings.			
Float Mode Timing	FLT_PRECON_x	0x5E, Bits[12:8]	0x59, Bits[12:8]	Precondition time (to start of Float 1 time).			
	SLOTx_PERIOD	0x31, Bits[7:0]	0x36, Bits[7:0]	8 LSBs of float period in $\mu$ s; Float 2 time = SLOTx_PERIOD			
	SLOTx_PERIOD	0x37, Bits[1:0]	0x37, Bits[9:8]	2 MSBs of float period.			
	SLOTx_LED_WIDTH	0x30, Bits[12:8]	0x35, Bits[12:8]	Connect time in $\mu$ s; this is the amount of time given to dump the accumulated charge from the photodiode capacitance; typically, this is set to 2 $\mu$ s.			
	SLOTx_LED_OFFSET	0x30, Bits[7:0]	0x35, Bits[7:0]	Time to first charge dump; Float 1 time = (SLOTx_LED_OFFSET + SLOTx_LED_WIDTH) – FLT_PRECONx.			
	SLOTx_AFE_WIDTH	0x39, Bits[15:11]	0x3B, Bits[15:11]	Integration time in $\mu$ s; set to FLT_CONNx + 1.			
	SLOTx_AFE_OFFSET	0x39, Bits[10:0]	0x3B, Bits[10:0]	Integrator start time in 31.25 ns increments; set to $(SLOTx\_LED\_OFFSETx - SLOTx\_AFE\_WIDTH - 9.25) \ \mu s.$			
	SLOTx_PULSES	0x31, Bits[15:8]	0x36, Bits[15:8]	Number of pulses; set to 2 for float ambient mode.			

#### Float Mode for Synchronous LED Measurements

In float LED mode, photocurrent is generated from ambient light and pulsed LED light during the float time. Float LED mode is desirable in low signal conditions where the CTR is <5 nA/mA. Float mode accumulates the received charge during longer LED pulses without adding noise from the signal path, effectively yielding the highest SNR per photon attainable.

As with float ambient mode, multiple pulses cancel electrical offsets and drifts. However, in float LED mode, the ambient light must also be cancelled because only the reflected return from the LED pulses is desired. To achieve this, use an even number of equal length pulses. For every pair of pulses, the LED flashes in one of the pulses and does not flash in the other. The total response from the LED + ambient + offset is present in one of the pulses. In the other, only the ambient light and offset is present. Subtracting the two pulses is eliminates ambient light as well as any offset and drift. It is recommended to use groups of four pulses for measurement where the LED is flashed on Pulse 2 and Pulse 3. The accumulator adds Pulse 2 and Pulse 3 and then subtracts Pulse 1 and Pulse 4. To gain additional SNR, use multiple groups of four pulses.

The settings of FLT\_LED\_FIRE\_x, Register 0x5A, Bits[15:8] determine if the LED fires in which pulse position. Which pulse

Group

Float Mode

Operation

positions are added or subtracted is configured in the FLT\_ MATH12x and FLT\_MATH34x bits of Register 0x58. These sequences are repeated in groups of four pulses. The value written to the FIFO or data registers is dependent on the total number of pulses per sample pe

is setup for 32 pulses, the 4-pulse sequence, as defined in FLT\_ LED\_FIRE\_x and FLT\_MATHxxx, repeats eight times and a single register or FIFO write of the final value based on 32 pulses executes Table 22 details the relevant registers for float LFD mode

	Register	Address	
Register Name	Time Slot A	Time Slot B	Float Mode Description
SLOTx_LED_SEL	0x14, Bits[1:0]	0x14, Bits[3:2]	Set to 0 to enable float mode.
FLT_EN_x	0x5E, Bits[14:13]	0x59, Bits[14:13]	Set to 3 to enable float between connect pulses.
FLT_MATH12_x	0x58, Bits[2:1]	0x58, Bits[6:5]	Set to 2 to subtract first pulse and to add second pulse.
FLT_MATH34_x	0x58, Bits[9:8]	0x58, Bits[11:10]	Set to 1 to add third pulse and to subtract fourth pulse.
SLOTx_AFE_CFG	0x43, Bits[15:0]	0x45, Bits[15:0]	Set to 0xAE65 for TIA + integrator, bypass BPF.
SLOTx_TIA_VREF	0x42, Bits[5:4]	0x44, Bits[5:4]	Set to 2 for TIA_VREF = 0.9 V.
SLOTx_V_CATHODE	0x54, Bits[9:8]	0x54, Bits[11:10]	Set to 2 for 250 mV reverse bias on the photodiode at the precondition.
REG54_VCAT_ENABL E	0x54, Bit 7	0x54, Bit 7	Set to 1 to override Register 0x3C cathode voltage settings.
FLT_LED_SELECT_x	0x3E, Bits[15:14]	0x3F[15:14]	LED selection for float LED mode.
			00 = no LED.
			01 = LED1.
			10 = LED2.
			11 = LED3.
FLT_PRECON_x	0x5E, Bits[12:8]	0x59, Bits[12:8]	Precondition time (to start of Float 1 time).

#### Table 22. Float LED Mode Reg

•		UX3L, DILS[14.13]	0,59, DIIS[14.15]	Set to 5 to enable noar between connect pulses.
	FLT_MATH12_x	0x58, Bits[2:1]	0x58, Bits[6:5]	Set to 2 to subtract first pulse and to add second pulse.
	FLT_MATH34_x	0x58, Bits[9:8]	0x58, Bits[11:10]	Set to 1 to add third pulse and to subtract fourth pulse.
	SLOTx_AFE_CFG	0x43, Bits[15:0]	0x45, Bits[15:0]	Set to 0xAE65 for TIA + integrator, bypass BPF.
	SLOTx_TIA_VREF	0x42, Bits[5:4]	0x44, Bits[5:4]	Set to 2 for TIA_VREF = 0.9 V.
	SLOTx_V_CATHODE	0x54, Bits[9:8]	0x54, Bits[11:10]	Set to 2 for 250 mV reverse bias on the photodiode at the precondition.
	REG54_VCAT_ENABL E	0x54, Bit 7	0x54, Bit 7	Set to 1 to override Register 0x3C cathode voltage settings.
	FLT_LED_SELECT_x	0x3E, Bits[15:14]	0x3F[15:14]	LED selection for float LED mode.
				00 = no LED.
				01 = LED1.
				10 = LED2.
				11 = LED3.
Float Mode	FLT_PRECON_x	0x5E, Bits[12:8]	0x59, Bits[12:8]	Precondition time (to start of Float 1 time).
Timing	SLOTx_PERIOD	0x31, Bits[7:0]	0x36, Bits[7:0]	8 LSBs of float period in $\mu$ s. Float 2 time = SLOTx_PERIOD. Float 2 time is valid for every pulse subsequent to the first pulse. Float 1 time must be set equal to Float 2 time in float LED mode.
	SLOTx_PERIOD	0x37, Bits[1:0]	0x37, Bits[9:8]	2 MSBs of float period.
	SLOTx_LED_WIDTH	0x30, Bits[12:8]	0x35, Bits[12:8]	Connect time in $\mu$ s, which is the amount of time given to dump the accumulated charge from the photodiode capacitance. Typically, it is set to 2 $\mu$ s.
	SLOTx_LED_OFFSET	0x30, Bits[7:0]	0x35, Bits[7:0]	Time to first charge dump. Float 1 time = (SLOTx_LED_OFFSET + SLOTx_LED_WIDTH) – FLT_PRECONx. Float 1 time must be equal to Float 2 time for float LED mode.
	SLOTx_AFE_WIDTH	0x39, Bits[15:11]	0x3B, Bits[15:11]	Integration time in µs. Set to FLT_CONN + 1.
	SLOTx_AFE_OFFSET	0x39, Bits[10:0]	0x3B, Bits[10:0]	Integrator start time in 31.25 ns increments. Set to (SLOTx_LED_OFFSET – SLOTx_AFE_WIDTH – 9.25) μs.
	SLOTx_PULSES	0x31, Bits[15:8]	0x36, Bits[15:8]	Number of pulses; must be set in multiples of 2, and the minimum number is 2.
	FLT_LED_WIDTH_x	0x3E, Bits[12:8]	0x3F, Bits[12:8]	LED pulse width for float LED mode in µs.
	FLT_LED_OFFSET_x	0x3E, Bits[7:0]	0x3F, Bits[7:0]	Time of first LED pulse in float LED mode.
	FLT_LED_FIRE_x	0x5A, Bits[11:8]	0x5A, Bits[15:12]	In any given sequence of four pulses, fire the LED in the selected position. Selections are active low (that is, the LED fires LED if 0). For example, in a sequence of four pulses on Time Slot B, Register 0x5A, Bit 12 is the first pulse, and Register 0x5A, Bit 15 is the fourth pulse. For a sequence of four pulses, fire the LED in the second and third pulses by writing 0x9 to Register 0x5A, Bits[15:12].

A timing diagram for a four pulse float LED sequence for Time Slot B is shown in Figure 44. In this example, the device is set up for LED pulses of 12  $\mu$ s that fall within a float period of 16  $\mu$ s, 2  $\mu$ s of which are used to dump the accumulated charge on the photodiode. The integration time is set to 3  $\mu$ s, which is 1  $\mu$ s more than the charge dump time to allow the timing margin when integrating the incoming charge. Note that there is a 9  $\mu$ s offset built into the integration start time. Take this offset into account when setting the SLOTX\_AFE\_OFFSET value. As shown in Figure 44, the time of the first charge dump is set to 30  $\mu$ s. SLOTX\_ AFE\_OFFSET is set to 0x238 (17.75  $\mu$ s), taking into account the 3  $\mu$ s integration time, the 9  $\mu$ s offset, and an additional 250 ns for edge placement margin. To calculate SLOTx\_AFE\_OFFSET, use the following equation:

#### SLOTx\_AFE\_OFFSET = SLOTx\_LED\_OFFSET – SLOTx\_AFE\_WIDTH – 9.25 μs

The integration period is placed so that the negative phase of the integration is centered on the charge dump phase. The TIA is an inverting stage and therefore places the negative phase of the integration during the dumping of the charge from the photodiode, causing the integrator to increase with the negative going output signal from the TIA.

The LED flashes in the second and third pulses of the four pulse sequence. Setting Register 0x58, Bits[6:5] = 2 and Register 0x58, Bits[11:10] = 1 forces the device to add the second and third pulses while subtracting the first and fourth pulses, which effectively cancels out the ambient light and electrical offsets and drift.




Figure 44. Example Timing Diagram of Four Pulse Float LED Mode Sequence

A comparison of float ambient mode vs. float LED mode is shown in Table 23 and Table 24.

#### Table 23. Float Ambient Mode—Measure Ambient Light Level

Pulse	Float Time	Integrated Charge	Calculation	Result
1	Shorter	Offset, Ambient 1 (shorter time)	Subtract	Ambient Measurement = Ambient 2 – Ambient 1 (offset cancels)
2	Longer	Offset, Ambient 1 (shorter time)	Add	
3	Not applicable	Not applicable	Not applicable	
4	Not applicable	Not applicable	Not applicable	

#### Table 24. Float LED Mode—Measurement Synchronous Reflected Light from LED

Pulse	Float Time	Integrated Charge	Calculation	Result
1	Equal	Offset + Ambient	Subtract	Sync LED response = reflected LED return (offset and ambient cancel)
2	Equal	Offset + Ambient + LED	Add	
3	Equal	Offset + Ambient + LED	Add	
4	Equal	Offset + Ambient	Subtract	

#### Monitoring Ambient Light Levels in Float LED Mode

In real-world applications, it is common for the ambient light levels to change constantly. When using float LED mode, increasing amounts of ambient light can approach levels where a majority of the dynamic range available on the photodiode capacitance can be used by the ambient signal. For this reason, users must monitor the ambient light level to make configuration changes when necessary, such as for float time, TIA gain, and operating mode. There are two ways to monitor ambient light levels. One way is to use TIA ADC mode in the alternate time slot and to continuously monitor the ambient light level. The other way is to use a feature of the ADPD188BI where the ambient light level is automatically monitored in the background during float mode operation and is compared against a user-defined threshold. If the ambient light level exceeds this threshold by a user-defined number of times, a user readable flag is set by the device that can be output to a GPIO. Table 25 lists all the registers used to monitor the ambient light level while in float LED mode.

The user sets an ambient level threshold in the BG\_THRESH\_x bits, which is the threshold by which the ADC result of the subtract cycles in float LED mode are compared against. The subtract cycles in float LED mode are the positions in the pulse sequence in which the LED pulse is masked and is therefore the background level measurement. The ADC result is equal to the raw ADC output minus the contents of the ADC offset register (Register 0x18 to Register 0x1B and Register 0x1E to Register 0x21). In the BG\_COUNT\_x bits, the user sets a limit on the number of cycles that BG\_THRESH\_x is exceeded by the ADC result before the BG\_STATUS bit is set for any particular channel. Every time the BG\_THRESH\_x value is exceeded by the ADC result during a subtract cycle, an internal counter increments. Each channel has a counter. When this counter count exceeds the limit set in the BG\_COUNT\_x bits, the BG\_STATUS bit is set for the channel. The user can periodically monitor the BG\_STATUS bit to check for asserted bits. Alternatively, a GPIOx pin can be asserted if a BG\_STATUS flag is set. See Table 25 for the various logical combinations of BG\_STATUS flags and interrupts that can be brought out on a GPIOx.

Table 25. Registers for Monite	oring the Ambient Light Level in F	loat LED Mode
	Register	

	Regi	ister	
Float Mode Register Name	Time Slot A	Time Slot B	Description
BG_STATUS_x	0x04, Bits[3:0]	0x04, Bits[7:4]	Status of comparison between background light level and background threshold value (BG_THRESH_x). A 1 in any bit location means the threshold is crossed BG_COUNT_x. This register is cleared after it is read.
			Bit 0: Time Slot A, Channel 1 exceeded threshold count.
			Bit 1: Time Slot A, Channel 2 exceeded threshold count.
			Bit 2: Time Slot A, Channel 3 exceeded threshold count.
			Bit 3: Time Slot A, Channel 4 exceeded threshold count.
			Bit 4: Time Slot B, Channel 1 exceeded threshold count.
			Bit 5: Time Slot B, Channel 2 exceeded threshold count.
			Bit 6: Time Slot B, Channel 3 exceeded threshold count.
			Bit 7: Time Slot B, Channel 4 exceeded threshold count.
BG_THRESH_x	0x16, Bits[13:0]	0x1C[13:0]	The background threshold that is compared against the ADC result during the subtract cycles during float mode. If the ADC result exceeds the value in this register, BG_COUNT_x is incremented.
BG_COUNT_x	0x16, Bits[15:14]	0x1C[15:14]	This is the number of times the ADC value exceeds the BG_THRESH_x value during the float mode subtract cycles before the BG_STATUS_x bit is set.
			0x0: never set BG_STATUS_x.
			0x1: set when BG_THRESH_x is exceeded 1 time.
			0x02: set when BG_THRESH_x is exceeded 4 times.
			0x03: set when BG_THRESH_x is exceeded 16 times.
GPIO0_ALT_CFG	0x0B[4:0]	0x0B[4:0]	GPIO0 asserts for the following conditions:
			0x10: logical OR of BG_STATUS_x, Bits[3:0].
			0x1A: logical OR of BG_STATUS_x, Bits[7:4].
			0x1B: logical OR of BG_STATUS_x, Bits[7:0].
			0x1C: logical OR of BG_STATUS_x, Bits[7:0] and INT.
GPIO1_ALT_CFG	0x0B[12:8]	0x0B[12:8]	GPIO1 asserts for the following conditions:
			0x10: logical OR of BG_STATUS_x, Bits[3:0].
			0x1A: logical OR of BG_STATUS_x, Bits[7:4].
			0x1B: logical OR of BG_STATUS_x, Bits[7:0].
			0x1C: logical OR of BG_STATUS_x, Bits[7:0] and INT.

# RECOMMENDED CONFIGURATION FOR SMOKE DETECTOR APPLICATION

This section is a guideline for AFE configuration for the ADPD188BI. This list of register settings does not include interrupt configuration, oscillator settings, or GPIO configurations. It is expected that the 32 kHz and 32 MHz oscillators are calibrated and the FIFO and interrupt settings are configured specific to the end application.

Table 26	. Recommended	Configuration
----------	---------------	---------------

De wieten Addus es	1	
Register Address	Setting	Description
0x11	0x30A9	Writes a 32-bit sum to the FIFO
0.12	00200	for Time Slot A and Time Slot B
0x12	0x0200	16 Hz sampling rate
0x14	0x011D	Blue Slot A, IR Slot B, combine PDs
0x15	0x0000	No decimation
0x17	0x0009	Time Slot A chop mode, inverted, noninverted, noninverted, inverted (see the Improving SNR Using Integrator Chopping section for more information)
0x18	0x0000	No ADC offset
0x19	0x3FFF	Unused channel
0x1A	0x3FFF	Unused channel
0x1B	0x3FFF	Unused channel
0x1D	0x0009	Time Slot B chop mode (inverted, noninverted, noninverted, noninverted, inverted,
0x1E	0x0000	No ADC offset
0x1F	0x3FFF	Unused channel
0x20	0x3FFF	Unused channel
0x21	0x3FFF	Unused channel
0x22	0x3539	LED3 IR
0x23	0x3536	LED1 blue
0x24	0x1530	LED2 unused
0x25	0x630C	Default LED drive trim
0x30	0x0320	3 μs LED pulse
0x31	0x040E	Four pulses, 15 µs LED offset
0x35	0x0320	3 μs LED pulse
0x36	0x040E	Four pulses, 15 µs LED offset
0x39	0x22F0	Integrator timing
0x3B	0x22F0	Integrator timing
0x3C	0x31C6	Power down Channel 2, Channel 3, and Channel 4
0x42	0x1C34	200k TIA gain
0x43	0xADA5	Signal path configuration
0x44	0x1C34	200k TIA gain
0x45	0xADA5	Signal path configuration
0x58	0x0544	Math for chop mode inverted, noninverted, noninverted, inverted LED
0x54	0x0AA0	PD reverse bias, approximately 250 mV

#### **USING A SMOKE CHAMBER WITH THE ADPD188BI**

The smoke chamber is specifically designed by Analog Devices, Inc. to be used with the ADPD188BI. The device number for the chamber is EVAL-CHAMBER and is ordered separately. It is recommended to use the EVAL-CHAMBER with smoke detector designs that require a smoke chamber. The smoke chamber design is engineered to minimize background response while controlling the environment around the ADPD188BI module by limiting dust accumulation and keeping out insects. A picture of the EVAL-CHAMBER mounted on the EVAL-ADPD188BIZ-S2 evaluation board is shown in Figure 45.



Figure 45. EVAL-CHAMBER Smoke Chamber

The ADPD188BI registers a finite, positive signal due to light scattering from the smoke chamber. Although the chamber is designed to minimize this positive signal, there is a nonzero response in the absence of smoke. When using a smoke chamber with the ADPD188BI, this background response must be accounted for to accurately measure the level of smoke particles present in the chamber.

The positive signal has a constant value over the time frame of a smoke event and can be measured at end of line testing so that the initial background response can be stored in the system nonvolatile memory (NVM). The background response is then monitored over time and recalibrated to account for long-term changes in the environment, such as dust and residue build up.

This background signal also validates the functionality of the ADPD188BI. The EVAL-CHAMBER is engineered so that the background response is small enough to allow the ADPD188BI to be used with the 200 k $\Omega$  TIA gain setting, which provides maximum gain to the smoke particle measurement with the highest possible SNR at the lowest power consumption.

### **REGISTER DETAILS**

Table 27 shows the power-on reset values.

#### Table 27. Numeric Register Listing

Hex.			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_					
\ddr.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W				
0x00	STATUS	[15:8]				FIFO_SAMF	PLES[7:0]				0x0000	R/W				
		[7:0]	Reserved	SLOTB_INT	SLOTA_INT			Reserved								
x01	INT_MASK	[15:8]				Reserved				FIFO_INT_ MASK	0x00FF	R/W				
		[7:0]	Reserved	SLOTB_INT_ MASK	SLOTA_INT_ MASK			Reserved				_				
x02	GPIO_DRV	[15:8]			Reser	rved			GPIO1_DRV	GPIO1_POL	0x0000	R/W				
		[7:0]			Reserved			GPIO0_EN	A GPIO0_DRV	GPIO0_POL						
x04	BG_STATUS	[15:8]				Reserv	/ed	_			0x0000	R/V				
	_	[7:0]		BG ST	ATUS_B[3:0]			BG ST	ATUS_A[3:0]		-					
x06	FIFO_	[15:8]	Res	erved			FIFO_THR	_			0x0000	R/V				
	THRESH	[7:0]				Reserv		2011[010]								
x08	DEVID	[15:8]				REV_NUI					0x0916	R				
x00	DEVID										0,0910	n				
~~		[7:0]	-			DEV_ID										
k09	I2CS_ID	[15:8]				ADDRESS_WRI				1	0x00C8	R/V				
		[7:0]				VE_ADDRESS[6	:0]			Reserved		_				
x0A	CLK_RATIO	[15:8]		Re	eserved			CLK_	RATIO[11:8]		0x0000	R				
		[7:0]				CLK_RAT										
кOВ	GPIO_CTRL	[15:8]		Reserved			G	PIO1_ALT_CF	G[4:0]		0x0000	R/V				
		[7:0]		Reserved			G	PIO0_ALT_CF	G[4:0]							
x0D	SLAVE_	[15:8]				SLAVE ADDRES	S KEY[15:8]				0x0000	R/\				
	ADDRESS_ KEY	[7:0]				SLAVE_ADDRE	SS_KEY[7:0]									
x0F	SW_RESET	[15:8]				Reserv	ved				0x0000					
	5	[7:0]				Reserved	cu			SW_RESET		R/\				
x10	Mode	[15:8]	Reserved							3W_RL3L1	0x0000	R/\				
KIU	Mode						leu			[1.0]	00000	n/ 1				
		[7:0]	Reserved			_		e[1:0]								
x11	SLOT_EN	[15:8]	Res	erved	RDOUT_MODE	FIFO_OVRN	-	Reserve	d	SLOTB_ FIFO_ MODE[2]	0x1000	R/\				
		[7:0]	SLOTB_FIF	D_MODE[1:0]	SLOTB_EN	SLC	DTA_FIFO_MO	DE[2:0]	Reserved	SLOTA_EN						
x12	FSAMPLE	[15:8]			1	FSAMPLE	[15:8]				0x0028	R/V				
		[7:0]				FSAMPL	E[7:0]									
x14	PD_LED_	[15:8]		Reserved SLOTB_PD_SEL[3:0]				0x0541	R/\							
	SELECT	[7:0]			_PD_SEL[3:0]		SI OTB	LED_SEL[1:0]		D_SEL[1:0]	-					
x15	NUM_AVG	[15:8]		JLOIA	 Reserved		JLOID_		LOTB_NUM_AVG		0x0600	R/\				
XIJ	NOW_AVG		Decement		LOTA NUM AVG	[0.0]			eserved	J[2.0]	0,0000	n/ v				
16		[7:0]	Reserved		LOTA_NUM_AVG	3[2:0]			eservea		0.000					
x16	BG_MEAS_A	[15:8]	BG_COU	JNT_A[1:0]			BG_THRES	H_A[13:8]			0x3000	R/\				
		[7:0]				BG_THRESI						_				
x17	INT_SEQ_A	[15:8]				Reserv	/ed				0x0000	R/\				
		[7:0]		Re	eserved			INTEG_	ORDER_A[3:0]							
x18	SLOTA_ CH1_	[15:8] [7:0]				SLOTA_CH1_C					0x2000	R/\				
	OFFSET											-				
x19	SLOTA_	[15:8]				SLOTA_CH2_C					0x2000	R/\				
	CH2_ OFFSET	[7:0]				SLOTA_CH2_C	OFFSET[7:0]									
k1A	SLOTA_	[15:8]	SLOTA_CH3_OFFSET[15:8]							0x2000	R/\					
	CH3_	[7:0]				SLOTA_CH3_C										
1P	OFFSET	[15:0]									0,2000	D /				
x1B	SLOTA_ CH4_	[15:8]				SLOTA_CH4_C					0x2000	R/\				
	OFFSET	[7:0]				SLOTA_CH4_(	JFFSE1[7:0]									
x1C	BG_MEAS_B	[15:8	BG_COU	JNT_B[1:0]			BG_THRES	H_B[13:8]			0x3000	R/\				
		[7:0]				BG_THRESI										

Hex.			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	_	
Addr.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x1D	INT_SEQ_B	[15:8]				Reserve	b				0x0000	R/W
0.15		[7:0]		R	eserved			INTEG_OF	RDER_B[3:0]		0.0000	DAM
0x1E	SLOTB_CH1_ OFFSET	[15:8]				LOTB_CH1_OFF					0x2000	R/W
0x1F	SLOTB_CH2_	[7:0]				SLOTB_CH1_OF					0./2000	R/W
UXIF	OFFSET	[15:8]									0x2000	R/ W
020	SLOTB_CH3_	[7:0]				SLOTB_CH2_OF					0./2000	D/M/
0x20	OFFSET	[15:8] [7:0]				LOTB_CH3_OFF SLOTB_CH3_OF					0x2000	R/W
0x21		[7:0]									0x2000	R/W
UXZI	SLOTB_CH4_ OFFSET	[7:0]				LOTB_CH4_OFF SLOTB_CH4_OF					0x2000	K/ VV
0x22	ILED3	[15:8]	Por	erved	ILED3_SCALE		F3E1[7.0]	Reserved			0x3000	R/W
0,777	COARSE	[7:0]	Reserved		ILED3_SLEW[2:0]	1			DARSE[3:0]		0,3000	
0x23	ILED1	[15:8]		erved	ILED3_SLEW[2.0]	1		Reserved	JANJE[J.U]		0x3000	R/W
0825	COARSE	[7:0]	Reserved	lived	ILED1_SCALE	1			DARSE[3:0]		0x5000	n/ vv
0x24	ILED2_	[15:8]		erved	ILED1_SLEW[2.0]	1		Reserved	JANJE[J.U]		0x3000	R/W
0X24	COARSE	[7:0]	Reserved	erved		1			DARSE[3:0]		0x3000	K/ W
0x25	ILED_FINE	[15:8]	Reserved		ILED2_SLEW[2:0] ILED3_FINE[4:0]	]		_	LED2_FINE[4:2	0	0x630C	R/W
0825	ILED_FINE	[7:0]		-INE[1:0]	Reserved	T		ILED1_FINE[4:0]		.]	UXOSUC	n/ vv
0x30	SLOTA LED	[15:8]	ILED2_I		Reserved		517	DTA LED WIDTH			0x0320	R/W
0x30	PULSE	[7:0]		Reserved		SLOTA_LED_OF	-		[[4:0]		0x0320	K/ VV
0x31	SLOTA_	[15:8]	-		-	SLOTA_LED_OF					0x0818	R/W
0231	NUMPULSES	[7:0]	-			SLOTA_POLS					0X0010	n/ vv
0x34		_			Deserv		D[7.0]		SLOTB_	SLOTA_	0x0000	R/W
UX34	LED_ DISABLE	[15:8]			Reserv	ea			LED DIS	LED DIS	0x0000	K/ VV
		[7:0]				Reserve	4					
0x35	SLOTB	[15:8]		Reserved		1		OTB LED WIDTH	[4:0]		0x0320	R/W
	LED_PULSE	[7:0]				SLOTB_LED_OF						
0x36	SLOTB	[15:8]				SLOTB_PULSI					0x0818	R/W
0,000	NUMPULSES	[7:0]		SLOTB_FRIOD[7:0]								
0x37	ALT_PWR_	[15:8]	C	H34_DISABLE[	15:13]		2_DISABLE[1	2:10]	SLOTB_PE	RIOD[9:8]	0x0000	R/W
	DN	[7:0]			Reserv				SLOTA_PE		_	
0x38	EXT_SYNC_	[15:8]				XT_SYNC_STAR	TUP[15:8]				0x0000	R/W
	STARTUP	[7:0]				EXT_SYNC_STAR					_	
0x39	SLOTA_AFE_	[15:8]		SL	OTA_AFE_WIDTH[4	1:0]		SLOT	A_AFE_OFFSE	[10:8]	0x22FC	R/W
	WINDOW	[7:0]				SLOTA_AFE_OF	FSET[7:0]	I				
0x3B	SLOTB_AFE_	[15:8]		SL	OTB_AFE_WIDTH[4	1:0]		SLOT	B_AFE_OFFSET	[10:8]	0x22FC	R/W
	WINDOW	[7:0]			1	SLOTB_AFE_OF	-SET[7:0]	1				
0x3C	AFE_PWR_	[15:8]	Rese	erved		Reserved		Reserved	V_CATHODE	AFE_	0x3006	R/W
	CFG1									POWER-		
									L	DOWN[5]		
0.25	CLOTA	[7:0]			E_POWERDOWN[4	1:0]			Reserved		0.0220	DAM
0x3E	SLOTA_ FLOAT_LED	[15:8]	FLI_LED_SE	ELECT_A[1:0]	Reserved			r_led_width_a	[4:0]		0x0320	R/W
0.25	_	[7:0]				FLT_LED_OFFSE			[4.0]		0.0220	D AA/
0x3F	SLOTB_ FLOAT_LED	[15:8]	FLI_LED_SE	ELECT_B[1:0]	Reserved			<pre>F_LED_WIDTH_B</pre>	[4:0]		0x0320	R/W
0.42		[7:0]				FLT_LED_OFFSE	:1_B[7:0]				0.1600	DAM
0x42	SLOTA_TIA_ CFG	[15:8]			SLOTA_AFE_N	/IODE[5:0]			SLOTA_ BUF_GAIN	Reserved	0x1C38	R/W
	cru	[7:0]	SLOTA INT	SLOTA_TIA_		A_VREF[1:0]	Rese	rved (write 0x1)	SLOTA_TIA	GAIN[1:0]	_	
		[7.0]	AS_BUF	IND_EN	SEOW-II		nese		52017/_11/			
0x43	SLOTA_AFE_	[15:8]				SLOTA_AFE_CF	G[15:8]				0xADA	R/W
	CFG	[7:0]	0] SLOTA_AFE_CFG[7:0]							5		
0x44	SLOTB_TIA_	[15:8]			SLOTB_AFE_N	10DE[5:0]			SLOTB_	Reserved	0x1C38	R/W
	CFG								BUF_GAIN			
		[7:0]	SLOTB_INT_	SLOTB_TIA_	SLOTB_TI	A_VREF[1:0]		Reserved	SLOTB_TIA	_GAIN[1:0]		
			AS_BUF	IND_EN								<u> </u>
0x45	SLOTB_AFE_ CFG	[15:8]				SLOTB_AFE_CF					0xADA5	R/W
		[7:0]				SLOTB_AFE_C	FG[7:0]			CL 1/2-11		
0x4B	SAMPLE_ CLK	[15:8]				Reserved				CLK32K_ BYP	0x2612	R/W
		[7:0]	CIKSOK EN	Recorved			CIKSOK VI				-	
		[7:0]	CLK32K_EN	Reserved			CLK32K_AI	[0:5]12טני				

### **Data Sheet**

Hex.			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8			
\ddr.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W	
)x4D	CLK32M_ ADJUST	[15:8]				Reserved					0x0098	R/W	
		[7:0]				CLK32M_ADJUS	51[7:0]				02000	D/M/	
x4F	EXT_SYNC_ SEL	[15:8]	Decement			Reserved		C CEL[1.0]		Decorriged	0x2090	R/W	
)x50	CLK32M	[7:0] [15:8]	Reserved	GPIO1_OE	GPIO1_IE	Reserved Reserved	EXT_SYNC	SEL[1:0]	GPIO0_IE	Reserved	0x0000	R/W	
JX50	CLK32M_ CAL_EN	[15:8]	Percentred			Reserved		Reserved			00000	K/ W	
		[7:0]	Reserved	GPIO1_CTRL	CLK32M_CAL_ EN			Reserved					
0x54	AFE_PWR_	[15:8]	Rese	rved	SLEEP V CA	THODE[1:0]	SLOTB_V_C	ATHODE[1:0]	SLOTA V C	ATHODE[1:0]	0x0AA0	0x0AA0	R/W
	CFG2	[7:0]	REG54_			Re	eserved						
			VCAT_ ENABLE										
0x55	TIA_INDEP_	[15:8]		Re	eserved		SLOTB_TIA_	GAIN_4[1:0]	SLOTB_TIA_	GAIN_3[1:0]	0x0000	R/W	
	GAIN	[7:0]	SLOTB_TIA_	GAIN_2[1:0]	SLOTA_TIA_C	GAIN_4[1:0]	SLOTA_TIA_	GAIN_3[1:0]	SLOTA_TIA_	GAIN_2[1:0]			
)x58	MATH	[15:8]		Re	eserved	1	FLT_MATH	H34_B[1:0]	FLT_MATH		0x0000	R/W	
		[7:0]	ENA_INT_	FLT_MA	TH12_B[1:0]	Reserved	Reserved	FLT_MAT	H12_A[1:0]	Reserved			
0		[15:0]	AS_BUF						-01		00000	DAM	
0x59	FLT_ CONFIG B	[15:8]	Reserved	FLI_	EN_B[1:0]		FLI_	_PRECON_B[4	:0]		0x0808	R/W	
	-	[7:0]				Reserved	1				0.0010	D /A /	
0x5A	FLT_ LED_FIRE	[15:8]		FLI_LEL	D_FIRE_B[3:0]			FLI_LED_	FIRE_A[3:0]		0x0010	R/W	
0 55		[7:0]				Reserved			0]		0.0000	D 44	
0x5E	FLT_ CONFIG_A	[15:8]	Reserved	FLI_	EN_A[1:0]		FLI_	_PRECON_A[4	:0]		0x0808	R/W	
	_	[7:0]				Reserved						D 0.14	
0x5F	DATA_ ACCESS_CTL	[15:8]				Reserved		a			0x0000	R/W	
ACCESS_CIL	ACCESS_CIE	[7:0]			Reserved			SLOTB_ DATA_	SLOTA_ DATA_	DIGITAL_ CLOCK_			
								HOLD	HOLD	ENA			
0x60	FIFO_	[15:8]				FIFO_DATA[1	5:8]				0x0000	R	
	ACCESS	[7:0]				FIFO_DATA[7	_						
)x64	SLOTA_PD1_	[15:8]				SLOTA_CH1_16B	-				0x0000	R	
	16BIT	[7:0]				SLOTA_CH1_16E							
0x65	SLOTA_PD2_	[15:8]				SLOTA_CH2_16B					0x0000	R	
	16BIT	[7:0]				SLOTA_CH2_16E							
0x66	SLOTA_PD3_	[15:8]				SLOTA_CH3_16B					0x0000	R	
	16BIT	[7:0]				SLOTA_CH3_16E							
0x67	SLOTA_PD4_	[15:8]				SLOTA_CH4_16B					0x0000	R	
	16BIT	[7:0]				SLOTA_CH4_16E							
0x68	SLOTB_PD1_	[15:8]				SLOTB_CH1_16B					0x0000	R	
	16BIT	[7:0]				SLOTB_CH1_16E							
0x69	SLOTB_PD2_	[15:8]				SLOTB CH2 16B					0x0000	R	
	16BIT	[7:0]				SLOTB_CH2_16E	BIT[7:0]						
0x6A	SLOTB_PD3_	[15:8]				SLOTB_CH3_16B					0x0000	R	
	16BIT	[7:0]				SLOTB_CH3_16E							
0x6B	SLOTB_	[15:8]				SLOTB_CH4_16B	IT[15:8]				0x0000	R	
	PD4_16BIT	[7:0]				SLOTB_CH4_16E	BIT[7:0]						
0x70	A_PD1_LOW	[15:8]				SLOTA_CH1_LOV	V[15:8]				0x0000	R	
		[7:0]				SLOTA_CH1_LO	W[7:0]						
0x71	A_PD2_LOW	[15:8]				SLOTA_CH2_LOV	V[15:8]				0x0000	R	
		[7:0]				SLOTA_CH2_LO	W[7:0]						
0x72	A_PD3_LOW	[15:8]				SLOTA_CH3_LOV	V[15:8]				0x0000	R	
		[7:0]				SLOTA_CH3_LO	W[7:0]						
0x73	A_PD4_LOW	[15:8]				SLOTA_CH4_LOV	V[15:8]				0x0000	R	
		[7:0]				SLOTA_CH4_LO	W[7:0]						
0x74	A_PD1_HIGH	[15:8]				SLOTA_CH1_HIG	H[15:8]				0x0000	R	
		[7:0]				SLOTA_CH1_HIG					1		
0x75	A_PD2_HIGH	[15:8]	1			SLOTA_CH2_HIG					0x0000	R	
		[7:0]				SLOTA_CH2_HIG					1		
0x76	A_PD3_HIGH	[15:8]				SLOTA_CH3_HIG					0x0000	R	
	_	[7:0]	1			SLOTA_CH3_HIG					1		
0x77	A_PD4_HIGH	[15:8]	1			SLOTA_CH4_HIG					0x0000	R	
		[7:0]				SLOTA_CH4_HIG		-					
	1	1	1			Page 45 of 62					1	1	

Hex.			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Addr.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x78	B_PD1_LOW	[15:8]		•	•	SLOTB_CH1	LOW[15:8]	•		•	0x0000	R
		[7:0]				SLOTB_CH1	_LOW[7:0]					
0x79	B_PD2_LOW	[15:8]				SLOTB_CH2	LOW[15:8]				0x0000	R
		[7:0]										
0x7A	B_PD3_LOW	[15:8]				SLOTB_CH3	LOW[15:8]				0x0000	R
		[7:0]	SLOTB_CH3_LOW[7:0]									
0x7B	B_PD4_LOW	[15:8]	SLOTB_CH4_LOW[15:8]								0x0000	R
		[7:0]	SLOTB_CH4_LOW[7:0]									
0x7C	B_PD1_HIGH	[15:8]	SLOTB_CH1_HIGH[15:8]								0x0000	R
		[7:0]	SLOTB_CH1_HIGH[7:0]									
0x7D	B_PD2_HIGH	[15:8]	SLOTB_CH2_HIGH[15:8]								0x0000	R
		[7:0]	SLOTB_CH2_HIGH[7:0]									
0x7E	B_PD3_HIGH	[15:8]		SLOTB_CH3_HIGH[15:8]								R
		[7:0]	SLOTB_CH3_HIGH[7:0]									
0x7F	B_PD4_HIGH	[15:8]				SLOTB_CH4_	HIGH[15:8]				0x0000	R
		[7:0]				SLOTB_CH4	_HIGH[7:0]					

### LED CONTROL REGISTERS

#### Table 28. LED Control Registers

Address	Data Bit(s)	Default Value	Access	Name	Description
0x14	[15:12]	0x0	R/W	Reserved	Reserved. Write 0x0 to these bits for proper operation.
	[11:8]	0x5	R/W	SLOTB_PD_SEL	PDx (where PDx is either PD1 or PD2) connection selection for Time Slot B. See the Time Slot Switch section for detailed descriptions.
	[7:4]	0x4	R/W	SLOTA_PD_SEL	PDx connection selection for Time Slot A. See the Time Slot Switch section for detailed descriptions.
	[3:2]	0x0	R/W	SLOTB_LED_SEL	Time Slot B LED configuration. These bits determine which LED is associated with Time Slot B.
					0x0: pulse PDx connection to AFE. Float mode and pulse connect mode enable.
					0x1: LED1 pulses during Time Slot B.
					0x2: LED2 pulses during Time Slot B.
					0x3: LED3 pulses during Time Slot B.
	[1:0]	0x1	R/W	SLOTA_LED_SEL	Time Slot A LED configuration. These bits determine which LED is associated with Time Slot A.
					0x0: pulse PDx connection to AFE. Float mode and pulse connect mode enable.
					0x1: LED1 pulses during Time Slot A.
					0x2: LED2 pulses during Time Slot A.
					0x3: LED3 pulses during Time Slot A.
0x22	[15:14]	0x0	R/W	Reserved	Reserved. Write 0x0.
	13	0x1	R/W	ILED3_SCALE	LED3 current scale factor.
					1: 100% strength.
					0: 10% strength; sets the LED3 driver in low power mode.
					LED3 current scale = $0.1 + 0.9 \times$ (Register 0x22, Bit 13).
	12	0x1	R/W	Reserved	Reserved. Write 0x1.
	[11:7]	0x0	R/W	Reserved	Reserved. Write 0x0.
	[6:4]	0x0	R/W	ILED3_SLEW	LED3 driver slew rate control. The slower the slew rate, the safer the performance in terms of reducing the risk of overvoltage of the LED driver.
					0x0: the slowest slew rate.
					0x7: the fastest slew rate.
	[3:0]	0x0	R/W	ILED3_COARSE	LED3 coarse current setting. Coarse current sink target value of LED3 in standard operation.
					0x0: lowest coarse setting.
					0xF: highest coarse setting.
					$LED3_{PEAK} = LED3_{COARSE} \times LED3_{FINE} \times LED3_{SCALE}$
					where:
					LED3 <sub>PEAK</sub> is the LED3 peak target value (mA).
					$LED3_{COARSE} = 50.3 + 19.8 \times (Register 0x22, Bits[3:0]).$ $LED3_{FINE} = 0.74 + 0.022 \times (Register 0x25, Bits[15:11]).$
					$LED_{SFINE} = 0.74 \pm 0.022 \times (Register 0.025, Bits[15:11]).$ $LED_{SCALE} = 0.1 \pm 0.9 \times (Register 0.022, Bit 13).$
0x23	[15:14]	0x0	R/W	Reserved	Reserved. Write 0x0.
5725	13	0x0	R/W	ILED1_SCALE	LED1 current scale factor.
			11/14		1: 100% strength.
					0: 10% strength; sets the LED1 driver in low power mode.
					<i>LED1 Current Scale</i> = $0.1 + 0.9 \times$ (Register 0x23, Bit 13).
	12	0x1	R/W	Reserved	Reserved. Write 0x1.
	[11:7]	0x0	R/W	Reserved	Reserved. Write 0x0.
	[11.7]	0.00	11/ 11	Neserveu	הבשבו עבע. עשוונב טאט.

Address	Data Bit(s)	Default Value	Access	Name	Description
	[6:4]	0x0	R/W	ILED1_SLEW	LED1 driver slew rate control. The slower the slew rate, the safer the performance in terms of reducing the risk of overvoltage of the LED driver.
					0: the slowest slew rate.
					7: the fastest slew rate.
	[3:0]	0x0	R/W	ILED1_COARSE	LED1 coarse current setting. Coarse current sink target value of LED1 in standard operation. 0x0: lowest coarse setting.
					0xF: highest coarse setting.
					$LED1_{PEAK} = LED1_{COARSE} \times LED1_{FINE} \times LED1_{SCALE}$
					where:
					$LED1_{PEAK}$ is the LED1 peak target value (mA). $LED1_{COARSE} = 50.3 + 19.8 \times (Register 0x23, Bits[3:0]).$
					$LED_{TCOARSE} = 0.74 + 0.022 \times (Register 0x25, Bits[4:0]).$
					$LED1_{SCALE} = 0.1 + 0.9 \times (Register 0x23, Bit 13).$
)x24	[15:14]	0x0	R/W	Reserved	Reserved. Write 0x0.
	13	0x1	R/W	ILED2_SCALE	LED2 current scale factor.
					1: 100% strength.
					0: 10% strength; sets the LED2 driver in low power mode.
					<i>LED2 Current Scale</i> = $0.1 + 0.9 \times$ (Register 0x24, Bit 13)
	12	0x1	R/W	Reserved	Reserved. Write 0x1.
	[11:7]	0x0	R/W	Reserved	Reserved. Write 0x0.
	[6:4]	0x0	R/W	ILED2_SLEW	LED2 driver slew rate control. The slower the slew rate, the safer the performance in terms of reducing the risk of overvoltage of the LED driver.
					0: the slowest slew rate.
					7: the fastest slew rate.
	[3:0]	0x0	R/W	ILED2_COARSE	LED2 coarse current setting. Coarse current sink target value of LED2 in standard operation. 0x0: lowest coarse setting.
					 0xF: highest coarse setting.
					$LED2_{PEAK} = LED2_{COARSE} \times LED2_{FINE} \times LED2_{SCALE}$
					where:
					$ \begin{array}{l} \mbox{$LED2_{PEAK}$ is the LED2 peak target value (mA).$ \\ \mbox{$LED2_{COARSE}$} = 50.3 + 19.8 \times (Register 0x24, Bits[3:0]).$ \\ \mbox{$LED2_{FINE}$} = 0.74 + 0.022 \times (Register 0x25, Bits[10:6]).$ \\ \mbox{$LED2_{SCALE}$} = 0.1 + 0.9 \times (Register 0x24, Bit 13).$ \\ \end{array} $
0x25	[15:11]	0xC	R/W	ILED3_FINE	LED3 fine adjust. Current adjust multiplier for LED3.
	-				LED3 fine adjust = 0.74 + 0.022 × (Register 0x25, Bits[15:11]).
					See Register 0x22, Bits[3:0] for the full LED3 formula.
	[10:6]	0xC	R/W	ILED2_FINE	LED2 fine adjust. Current adjust multiplier for LED2.
					LED2 fine adjust = $0.74 + 0.022 \times (\text{Register } 0x25, \text{Bits}[10:6]).$
					See Register 0x24, Bits[3:0] for the full LED2 formula.
	5	0x0	R/W	Reserved	Reserved. Write 0x0.
	[4:0]	0xC	R/W	ILED1_FINE	LED1 fine adjust. Current adjust multiplier for LED1.
					LED1 fine adjust = $0.74 + 0.022 \times (\text{Register } 0x25, \text{Bits}[4:0]).$
					See Register 0x23, Bits[3:0] for the full LED1 formula.
0x30	[15:13]	0x0	R/W	Reserved	Reserved. Write 0x0.
	[12:8]	0x3	R/W	SLOTA_LED_WIDTH	LED pulse width (in 1 µs step) for Time Slot A.
	[7:0]	0x20	R/W	SLOTA_LED_OFFSET	LED offset width (in 1 µs step) for Time Slot A.

Address	Data Bit(s)	Default Value	Access	Name	Description
0x31	[15:8]	0x08	R/W	SLOTA_PULSES	LED Time Slot A pulse count. $n_{\text{A}}$ is the number of LED pulses in Time Slot A.
	[7:0]	0x18	R/W	SLOTA_PERIOD	8 LSBs of LED Time Slot A pulse period (in 1 μs step).
0x34	[15:10]	0x00	R/W	Reserved	Reserved. Write 0x0.
	9	0x0	R/W	SLOTB_LED_DIS	Time Slot B LED disable. 1: disables the LED assigned to Time Slot B.
					Register 0x34 keeps the drivers active and prevents them from pulsing current to the LEDs. Disabling both LEDs via this register is often used to measure the dark level.
					Use Register 0x11 to enable or disable the actual time slot usage and not only the LED.
	8	0x0	R/W	SLOTA_LED_DIS	Time Slot A LED disable. 1: disables the LED assigned to Time Slot A.
					Use Register 0x11 instead to enable or disable the actual time slot usage and not only the LED.
	[7:0]	0x00	R/W	Reserved	Reserved Write 0x00.
0x35	[15:13]	0x0	R/W	Reserved	Reserved. Write 0x0.
	[12:8]	0x3		SLOTB_LED_WIDTH	LED pulse width (in 1 µs step) for Time Slot B.
	[7:0]	0x20		SLOTB_LED_OFFSET	LED offset width (in 1 µs step) for Time Slot B.
0x36	[15:8]	0x08	R/W	SLOTB_PULSES	LED Time Slot B pulse count. n <sub>B</sub> is the number of LED pulses in Time Slot B.
	[7:0]	0x18	R/W	SLOTB_PERIOD	8 LSBs of LED Time Slot B pulse period (in 1 μs step).

### AFE CONFIGURATION REGISTERS

#### Table 29. AFE Global Configuration Registers

Address	Data Bit(s)	Default Value	Access	Name	Description
0x37	[15:13]	0x0	R/W	CH34_DISABLE	Power-down options for Channel 3 and Channel 4 only.
					Bit 13: powers down Channel 3, Channel 4 TIA op amp.
					Bit 14: powers down Channel 3, Channel 4 BPF op amp.
					Bit 15: powers down Channel 3, Channel 4 integrator op amp.
	[12:10]	0x0	R/W	CH2_DISABLE	Bit 10: powers down Channel 2 TIA op amp.
					Bit 11: powers down Channel 2 BPF op amp.
					Bit 12: powers down Channel 2 integrator op amp.
	[9:8]	0x0	R/W	SLOTB_PERIOD	8 MSBs of LED Time Slot B pulse period.
	[7:2]	0x00	R/W	Reserved	Reserved. Write 0x00.
	[1:0]	0x0	R/W	SLOTA_PERIOD	8 MSBs of LED Time Slot A pulse period.
0x3C	[15:14]	0x0	R/W	Reserved	Reserved. Write 0x0.
	[13:11]	0x6	R/W	Reserved	Reserved. Write 0x6.
	10	0x0	R/W	Reserved	Reserved. Write 0x0.
	9	0x0	R/W	V_CATHODE	0x0: 1.3 V (identical to anode voltage).
					0x1: 1.8 V (reverse bias photodiode by 550 mV). This setting can add noise.
	[8:3]	0x00	R/W	AFE_POWERDOWN	AFE channels power-down select.
					0x0: keeps all channels on.
					Bit 3: powers down Channel 1 TIA op amp.
					Bit 4: powers down Channel 1 BPF op amp.
					Bit 5: powers down Channel 1 integrator op amp.
					Bit 6: powers down Channel 2, Channel 3, and Channel 4 TIA op amp.
					Bit 7: powers down Channel 2, Channel 3, and Channel 4 BPF op amp.

Address	Data Bit(s)	Default Value	Access	Name	Description
					Bit 8: powers down Channel 2, Channel 3, and Channel 4 integrator op amp.
	[2:0]	0x6	R/W	Reserved	Reserved. Write 0x6.
)x54	[15:14]	0x0	R/W	Reserved	Reserved. Write 0x0.
	[13:12]	0x0	R/W	SLEEP_V_CATHODE	If Bit 7 = 1; this setting is applied to the cathode voltage while the device is in sleep mode.0x0: VDD.0x1: AFE VREF during idle, VDD during sleep.0x2: floating.0x3: 0.0 V.
	[11:10]	0x2	R/W	SLOTB_V_CATHODE	<ul> <li>If Bit 7 = 1, this setting is applied to the cathode voltage while the device is in Time Slot B operation. The anode voltage is determined by Register 0x44, Bits[5:4].</li> <li>0x0: V<sub>DD</sub> (1.8 V).</li> <li>0x1: equal to PD anode voltage.</li> <li>0x2: sets a reverse PD bias of ~250 mV (recommended setting).</li> <li>0x3: 0.0 V (this forward biases a diode at the input).</li> </ul>
	[9:8]	0x2	R/W	SLOTA_V_CATHODE	<ul> <li>If Bit 7 = 1, this setting is applied to the cathode voltage while the device is in Time Slot A operation. The anode voltage is determined by Register 0x42, Bits[5:4].</li> <li>0x0: V<sub>DD</sub> (1.8 V).</li> <li>0x1: equal to PD anode voltage.</li> <li>0x2: sets a reverse PD bias of ~250 mV (recommended setting).</li> <li>0x3: 0 V (this forward biases a diode at the input).</li> </ul>
	7	0x1	R/W	REG54_VCAT_ENABLE	<ul><li>0: uses the cathode voltage settings defined by Register</li><li>0x3C, Bit 9.</li><li>1: overrides Register 0x3C, Bit 9 with cathode settings</li></ul>
	[6:0]	0x20	R/W	Reserved	defined by Register 0x54, Bits[13:8]. Reserved. Write 0x20.
)x55		0x20 0x0	R/W	Reserved	Reserved. Write 0x20.
	[15:12]	0x0	R/W	SLOTB_TIA_GAIN_4	TIA gain for Time Slot B, Channel 4 when Register 0x44, Bit 6 = 1.         0: 200 kΩ.         1: 100 kΩ.         2: 50 kΩ.         3: 25 kΩ.
	[9:8]	0x0	R/W	SLOTB_TIA_GAIN_3	TIA gain for Time Slot B, Channel 3 when Register 0x44,         Bit 6 = 1.         0: 200 kΩ         1: 100 kΩ.         2: 50 kΩ.         3: 25 kΩ.
	[7:6]	0x0	R/W	SLOTB_TIA_GAIN_2	<ul> <li>TIA gain for Time Slot B, Channel 2 when Register 0x44, Bit 6 = 1.</li> <li>0: 200 kΩ</li> <li>1: 100 kΩ.</li> <li>2: 50 kΩ.</li> <li>3: 25 kΩ.</li> </ul>

Address	Data Bit(s)	Default Value	Access	Name	Description
	[5:4]	0x0	R/W	SLOTA_TIA_GAIN_4	TIA gain for Time Slot A, Channel 4 when Register 0x42,
					Bit 6 = 1.
					0: 200 kΩ
					1: 100 kΩ.
					2: 50 kΩ.
					3: 25 kΩ.
	[3:2]	0x0	R/W	SLOTA_TIA_GAIN_3	TIA gain for Time Slot A, Channel 3 when Register 0x42,
					Bit 6 = 1.
					0: 200 kΩ
					1: 100 kΩ.
					2: 50 kΩ.
					3: 25 kΩ.
	[1:0]	0x0	R/W	SLOTA_TIA_GAIN_2	TIA gain for Time Slot A, Channel 2 when Register 0x42,
					Bit 6 = 1.
					0: 200 kΩ
					1: 100 kΩ.
					2: 50 kΩ.
					3: 25 kΩ.

### Table 30. AFE Configuration Registers, Time Slot A

Address	Data Bit(s)	Default Value	Access	Name	Description
0x17	[15:4]	0x000	R/W	Reserved	Reserved. Write 0x000.
	[3:0]	0x0	R/W	INTEG_ORDER_A	Integration sequence order for Time Slot A. Each bit corresponds to the polarity of the integration sequence of a single pulse in a four pulse sequence. Bit 0 controls the integration sequence of Pulse 1, Bit 1 controls Pulse 2, Bit 2 controls Pulse 3, and Bit 3 controls Pulse 4. After four pulses, the sequence repeats. 0: normal integration sequence. 1: reversed integration sequence.
0x39	[15:11]	0x4	R/W	SLOTA_AFE_WIDTH	AFE integration window width (in 1 µs step) for Time Slot A.
0/10/2	[10:0]	0x2FC	R/W	SLOTA_AFE_OFFSET	AFE integration window offset for Time Slot A in 31.25 ns steps.
0x42	[15:10]	0x07	R/W	SLOTA_AFE_MODE	Set to 0x07.
	9	0x0	R/W	SLOTA_BUF_GAIN	0: integrator as buffer gain = 1. 1: integrator as buffer gain = 0.7.
	8	0x0	R/W	Reserved	Reserved. Write 0x0.
	7	0x0	R/W	SLOTA_INT_AS_BUF	0: normal integrator configuration. 1: converts integrator to buffer amplifier (used in TIA ADC mode only).
	6	0x0	R/W	SLOTA_TIA_IND_EN	Enables Time Slot A TIA gain individual settings. When it is enabled, the Channel 1 TIA gain is set via Register 0x42, Bits[1:0], and the Channel 2 through Channel 4 TIA gain is set via Register 0x55, Bits[5:0]. 0: disables TIA gain individual setting. 1: enables TIA gain individual setting.
	[5:4]	0x3	R/W	SLOTA_TIA_VREF	Sets the V <sub>REF</sub> of the TIA for Time Slot A. 0: 1.14 V. 1: 1.01 V. 2: 0.90 V. 3: 1.27 V (default recommended).
	[3:2]	0x2	R/W	Reserved	Reserved. Write 0x1.

Address	Data Bit(s)	Default Value	Access	Name	Description
	[1:0]	0x0	R/W	SLOTA_TIA_GAIN	Transimpedance amplifier gain for Time Slot A. WhenSLOTA_TIA_IND_EN is enabled, this value is for Time Slot B,Channel 1 TIA gain. When SLOTA_TIA_IND_EN is disabled, itapplies to all four Time Slot A channel TIA gain settings.0: 200 kΩ.1: 100 kΩ.2: 50 kΩ.3: 25 kΩ.
0x43	[15:0]	0xADA5	R/W	SLOTA_AFE_CFG	AFE connection in Time Slot A. 0xADA5: analog full path mode (signal path includes TIA, BPF, integrator, and ADC). 0xAE65: TIA ADC mode (must set Register 0x42, Bit 7 = 1 and Register 0x58, Bit 7 = 1). 0xB065: TIA ADC mode (if Register 0x42, Bit 7 = 0). Others: reserved.

### Table 31. AFE Configuration Registers, Time Slot B

Address	Data Bit(s)	Default Value	Access	Name	Description
0x1D	[15:4]	0x000	R/W	Reserved	Reserved. Write 0x000.
	[3:0]	0x0	R/W	INTEG_ORDER_B	Integration sequence order for Time Slot B. Each bit corresponds to the polarity of the integration sequence of a single pulse in a four pulse sequence. Bit 0 controls the integration sequence of Pulse 1, Bit 1 controls Pulse 2, Bit 2 controls Pulse 3, and Bit 3 controls Pulse 4. After four pulses, the sequence repeats. 0: normal integration sequence.
					1: reversed integration sequence.
0x3B	[15:11]	0x04	R/W	SLOTB_AFE_WIDTH	AFE integration window width (in 1 µs step) for Time Slot B.
UNDE	[10:0]	0x17	R/W	SLOTB_AFE_OFFSET	AFE integration window offset for Time Slot B in 31.25 ns steps.
0x44	[15:10]	0x07	R/W	SLOTB_AFE_MODE	Set to 0x07.
0,711	9	0x0	R/W	SLOTB_BUF_GAIN	0: integrator as buffer gain = 1.
		ente			1: integrator as buffer gain = 0.7.
	8	0x0	R/W	Reserved	Reserved. Write 0x0.
	7	0x0	R/W	SLOTB_INT_AS_BUF	0: normal integrator configuration.
					1: converts integrator to buffer amplifier (used in TIA ADC mode only).
	6	0x0	R/W	SLOTB_TIA_IND_EN	Enables Time Slot B TIA gain individual settings. When it is enabled, the Channel 1 TIA gain is set via Register 0x44, Bits[1:0], and the Channel 2 through Channel 4 TIA gain is set via Register 0x55, Bits[11:6].
					0: disables TIA gain individual setting.
					1: enables TIA gain individual setting.
	[5:4]	0x3	R/W	SLOTB_TIA_VREF	Sets the VREF of the TIA for Time Slot B.
					0: 1.14 V.
					1: 1.01 V.
					2: 0.90 V.
	[2.2]	0.0	DAM		3: 1.27 V (default recommended).
	[3:2]	0x2	R/W	Reserved	Reserved. Write 0x1.
	[1:0]	0x0	R/W	SLOTB_TIA_GAIN	Transimpedance amplifier gain for Time Slot B. When SLOTB_TIA_ IND_EN is enabled, this value is for Time Slot B, Channel 1 TIA gain. When SLOTB_TIA_IND_EN is disabled, this applies to all four Time Slot B channel TIA gain settings.
					0: 200 kΩ.
					1:100 kΩ. ge 52 of 62

**Data Sheet** 

Address	Data Bit(s)	Default Value	Access	Name	Description
					2: 50 kΩ.
					3: 25 kΩ.
0x45	[15:0]	0xADA5	R/W	SLOTB_AFE_CFG	AFE connection in Time Slot B.
					0xADA5: analog full path mode (TIA_BPF_INT_ADC).
					0xAE65: TIA ADC mode (must set Register 0x44, Bit 7 = 1 and
					Register 0x58, Bit $7 = 1$ ).
					0xB065: TIA ADC mode (if Register $0x44$ , Bit $7 = 0$ ).
					Others: reserved.

#### **FLOAT MODE REGISTERS**

#### Table 32. Float Mode Registers

Address	Data Bit(s)	Default Value	Access	Name	Description
0x04	[15:8]	0x0	R	Reserved	Not applicable.
	[7:4]	0x0	R	BG_STATUS_B	Status of comparison between background light level and background threshold value for Time Slot B (BG_THRESH_B). A 1 in any bit location means the threshold has been crossed BG_ COUNT_B number of times. This register is cleared after it is read.
					Bit 4: Time Slot B, Channel 1 exceeded threshold count.
					Bit 5: Time Slot B, Channel 2 exceeded threshold count.
					Bit 6: Time Slot B, Channel 3 exceeded threshold count.
					Bit 7: Time Slot B, Channel 4 exceeded threshold count.
	[3:0]	0x0	R	BG_STATUS_A	Status of comparison between background light level and background threshold value for Time Slot A (BG_THRESH_A). A 1 in any bit location means the threshold has been crossed BG_COUNT_A number of times. This register is cleared after it is read.
					Bit 0: Time Slot A, Channel 1 exceeded threshold count.
					Bit 1: Time Slot A, Channel 2 exceeded threshold count.
					Bit 2: Time Slot A, Channel 3 exceeded threshold count.
					Bit 3: Time Slot A, Channel 4 exceeded threshold count.
0x16	[15:14]	0x0	R/W	BG_COUNT_A	For Time Slot A, this is the number of times the ADC value exceeds the BG_THRESH_A value during the float mode subtract cycles before the BG_STATUS_A bit is set.
					0: never sets BG_STATUS_A.
					1: sets when BG_THRESH_A is exceeded 1 time.
					2: sets when BG_THRESH_A is exceeded 4 times.
					3: sets when BG_THRESH_A is exceeded 16 times.
	[13:0]	0x3000	R/W	BG_THRESH_A	The background threshold for Time Slot A that is compared against the ADC result during the subtract cycles during float mode. If the ADC result exceeds the value in this register, BG_COUNT_A is incremented.
0x1C	[15:14]	0x0	R/W	BG_COUNT_B	For Time Slot B, this is the number of times the ADC value exceeds the BG_THRESH_B value during the float mode subtract cycles before the BG_STATUS_B bit is set.
					0: never sets BG_STATUS_B.
					1: sets when BG_THRESH_B is exceeded 1 time.
					2: sets when BG_THRESH_B is exceeded 4 times.
					3: sets when BG_THRESH_B is exceeded 16 times.
	[13:0]	0x3000	R/W	BG_THRESH_B	The background threshold for Time Slot B that is compared against the ADC result during the subtract cycles during float mode. If the ADC result exceeds the value in this register, BG_COUNT_B is incremented.

Bit(s)	Value	Access	Name	Description
[15:14]	0x0	R/W	FLT_LED_SELECT_A	Time Slot A LED selection for float LED mode.
				0: no LED selected.
				1: LED1.
				2: LED2.
				3: LED3.
13	0x0	R/W	Reserved	Reserved. Write 0x0.
[12:8]	0x03	R/W	FLT_LED_WIDTH_A	Time Slot A LED pulse width for LED float mode in 1 $\mu s$ steps.
[7:0]	0x20	R/W	FLT_LED_OFFSET_A	Time to first LED pulse in float mode for Time Slot A.
[15:14]	0x0	R/W	FLT_LED_SELECT_B	Time Slot B LED selection for float LED mode.
				0: no LED selected.
				1: LED1.
				2: LED2.
				3: LED3.
13	0x0	R/W	Reserved	Reserved. Write 0x0.
[12:8]	0x03	R/W	FLT_LED_WIDTH_B	Time Slot B LED pulse width for LED float mode in 1 µs steps.
[7:0]	0x20	R/W	FLT_LED_OFFSET_B	Time to first LED pulse in float mode for Time Slot A.
[15:12]	0x0	R/W	Reserved	Reserved. Write 0x0.
[11:10]	0x0	R/W	FLT_MATH34_B	Time Slot B control for adding and subtracting Sample 3 and
				Sample 4 in a four pulse sequence (or any multiple of four pulses,
				for example, Sample 15 and Sample 16 in a 16 pulse sequence).
				00: adds third pulse and fourth pulse.
				01: adds third pulse and subtracts fourth pulse.
				10: subtracts third pulse and adds fourth pulse.
				11: subtracts third pulse and fourth pulse.
[9:8]	0x0	R/W	FLT_MATH34_A	Time Slot A control for adding and subtracting Sample 3 and
				Sample 4 in a four pulse sequence (or any multiple of four pulses,
				for example, Sample 15 and Sample 16 in a 16 pulse sequence).
				00: adds third pulse and fourth pulse.
				01: adds third pulse and subtracts fourth pulse.
				10: subtracts third pulse and adds fourth pulse.
_		<b>D</b> 444		11: subtracts third pulse and fourth pulse.
/	0x0	R/W	ENA_INT_AS_BUF	Set to 1 to enable the configuration of the integrator as a buffer in TIA ADC mode.
[6:5]	0x0	R/W	FLT_MATH12_B	Time Slot B control for adding and subtracting Sample 1 and
				Sample 2 in a four pulse sequence (or any multiple of four pulses,
				for example, Sample 13 and Sample 14 in a 16 pulse sequence).
				00: adds first pulse and second pulse.
				01: adds first pulse and subtracts second pulse.
				10: subtracts first pulse and adds second pulse.
				11: subtracts first pulse and second pulse.
				Write 0x0.
[2:1]	0x0	R/W	FLT_MATH12_A	Time Slot A control for adding and subtracting Sample 1 and Sample 2 in a four pulse sequence (or any multiple of four pulses, for example, Sample 13 and Sample 14 in a 16 pulse sequence).
				00: adds first and second.
				01: adds first pulse and subtracts second pulse.
				10: subtracts first pulse and adds second pulse.
				11: subtracts first pulse and second pulse.
	13         [7:0]         [15:14]         13         [12:8]         [7:0]         [15:12]         [11:10]	13       0x0         [12:8]       0x03         [7:0]       0x20         [15:14]       0x0         13       0x0         [12:8]       0x03         [7:0]       0x20         [15:12]       0x0         [11:10]       0x0         [9:8]       0x0         7       0x0         [6:5]       0x0         [4:3]       0x0	13       0x0       R/W         [12:8]       0x03       R/W         [7:0]       0x20       R/W         [15:14]       0x0       R/W         [13       0x0       R/W         [15:14]       0x0       R/W         [12:8]       0x03       R/W         [12:8]       0x03       R/W         [12:8]       0x00       R/W         [15:12]       0x0       R/W         [15:12]       0x0       R/W         [11:10]       0x0       R/W         [9:8]       0x0       R/W         [9:8]       0x0       R/W         [16:5]       0x0       R/W         [4:3]       0x0       R/W	13         0x0         R/W         Reserved           [12:8]         0x03         R/W         FLT_LED_WIDTH_A           [7:0]         0x20         R/W         FLT_LED_OFFSET_A           [15:14]         0x0         R/W         FLT_LED_SELECT_B           13         0x0         R/W         Reserved           [12:8]         0x03         R/W         FLT_LED_WIDTH_B           [12:8]         0x03         R/W         Reserved           [12:8]         0x03         R/W         FLT_LED_WIDTH_B           [7:0]         0x20         R/W         FLT_LED_OFFSET_B           [15:12]         0x0         R/W         Reserved           [11:10]         0x0         R/W         Reserved           [11:10]         0x0         R/W         FLT_MATH34_B           [9:8]         0x0         R/W         FLT_MATH34_A           [16:5]         0x0         R/W         ENA_INT_AS_BUF           [6:5]         0x0         R/W         ENA_INT_AS_BUF           [4:3]         0x0         R/W         Reserved

Address	Data Bit(s)	Default Value	Access	Name	Description
0x59	15	0x0	R/W	Reserved	Reserved. Write 0x0.
	[14:13]	0x0	R/W	FLT_EN_B	0: default setting, float disabled for Time Slot B.
					1: reserved.
					2: reserved.
					3: enables float mode.
	[12:8]	0x08	R/W	FLT_PRECON_B	Float mode preconditioning time for Time Slot B. Time to start of first float time, which is typically 16 $\mu$ s.
	[7:0]	0x08	R/W	Reserved	Reserved. Write 0x08.
0x5A	[15:12]	0x0	R/W	FLT_LED_FIRE_B	In any given sequence of four pulses, fire the LED in the selected position by writing a zero into that pulse position. Mask the LED pulse (that is, do not fire LED) by writing a 1 into that position. In a sequence of four pulses on Time Slot B, Register 0x5A, Bit 12 is the first pulse, Bit 13 is the second pulse, Bit 14 is the third pulse, and Bit 15 is the fourth pulse.
	[11:8]	0x0	R/W	FLT_LED_FIRE_A	In any given sequence of four pulses, fire the LED in the selected position by writing a zero into that pulse position. Mask the LED pulse (that is, do not fire LED) by writing a 1 into that position. In a sequence of four pulses on Time Slot A, Register 0x5A, Bit 8, is the first pulse, Bit 9 is the second pulse, Bit 10 is the third pulse, and Bit 11 is the fourth pulse.
	[7:0]	0x10	R/W	Reserved	Reserved. Write 0x10.
0x5E	15	0x0	R/W	Reserved	Reserved. Write 0x0.
	[14:13]	0x0	R/W	FLT_EN_A	0: default setting, float disabled for Time Slot A.
					1: reserved
					2: reserved
					3: enables float mode in Time Slot A.
	[12:8]	0x08	R/W	FLT_PRECON_A	Float mode preconditioning time for Time Slot A. Time to start of first float time, which is typically $16 \ \mu s$ .
	[7:0]	0x08	R/W	Reserved	Reserved. Write 0x08.

#### SYSTEM REGISTERS

#### Table 33. System Registers

Address	Data Bit(s)	Default Value	Access	Name	Description
0x00	[15:8]	0x00	R/W	FIFO_SAMPLES	FIFO status. Number of available bytes to be read from the FIFO. When comparing this to the FIFO length threshold (Register 0x06, Bits[13:8]), note that the FIFO status value is in bytes and that the FIFO length threshold is in words where one word = two bytes. Write 1 to Bit 15 to clear the contents of the FIFO.
	7	0x0	R/W	Reserved	Reserved. Write 0x1 to clear this bit to 0x0.
	6	0x0	R/W	SLOTB_INT	Time Slot B interrupt. Describes the type of interrupt event. A 1 indicates an interrupt of a particular event type has occurred. Write a 1 to clear the corresponding interrupt. After clearing, the register goes to 0. Writing a 0 to this register has no effect.
	5	0x0	R/W	SLOTA_INT	Time Slot A interrupt. Describes the type of interrupt event. A 1 indicates an interrupt of a particular event type has occurred. Write a 1 to clear the corresponding interrupt. After clearing, the register goes to 0. Writing a 0 to this register has no effect.
	[4:0]	0x00	R/W	Reserved	Reserved. Write 0x1F to clear these bits to 0x00.
0x01	[15:9]	0x00	R/W	Reserved	Reserved. Write 0x00.
	8	0x1	R/W	FIFO_INT_MASK	Sends an interrupt when the FIFO data length exceeds the FIFO length threshold in Register 0x06, Bits[13:8]. A 0 enables the interrupt.

Address	Data Bit(s)	Default Value	Access	Name	Description
	7	0x1	R/W	Reserved	Reserved. Write 0x1.
	6	0x1	R/W	SLOTB_INT_MASK	Sends an interrupt on the Time Slot B sample. Write a 1 to disable the interrupt. Write a 0 to enable the interrupt.
	5	0x1	R/W	SLOTA_INT_MASK	Sends an interrupt on the Time Slot A sample. Write a 1 to disable the interrupt. Write a 0 to enable the interrupt.
	[4:0]	0x1F	R/W	Reserved	Reserved. Write 0x1F.
0x02	[15:10]	0x00	R/W	Reserved	Reserved. Write 0x00.
	9	0x0	R/W	GPIO1_DRV	GPIO1 drive.
					0: the GPIO1 pin is always driven.
					1: the GPIO1 pin is driven when the interrupt is asserted; otherwise, it is left floating and requires a pull-up or pull-down resistor, depending on polarity (operates as open drain). Use this setting if multiple devices must share the GPIO1 pin.
	8	0x0	R/W	GPIO1_POL	GPIO1 polarity.
					0: the GPIO1 pin is active high.
					1: the GPIO1 pin is active low.
	[7:3]	0x00	R/W	Reserved	Reserved. Write 0x00.
	2	0x0	R/W	GPIO0_ENA	GPIO0 pin enable.
					0: disables the GPIOO pin. The GPIOO pin floats, regardless of
					interrupt status. The Status register (Address 0x00) remains active.
	1	0x0	R/W	GPIO0_DRV	1: enables the GPIO0 pin. GPIO0 drive.
		0.00	n/ vv		0: the GPIO0 pin is always driven.
					1: the GPIO0 pin is driven when the interrupt is asserted; otherwise, it is left floating and requires a pull-up or pull-down resistor, depending on polarity (operates as open drain). Use this setting if
					multiple devices must share the GPIO0 pin.
	0	0x0	R/W	GPIO0_POL	GPIO0 polarity.
					0: the GPIO0 pin is active high.
0.406	[17.14]	0.40	DAV	Decement	1: the GPIO0 pin is active low. Reserved. Write 0x0.
0x06	[15:14]	0x0 0x00	R/W R/W	Reserved FIFO_THRESH	FIFO length threshold. An interrupt is generated when the number
	[13:8]	0x00	K/ VV		of data-words in the FIFO exceeds the value in the FIFO_THRESH register. The interrupt pin automatically deasserts when the number of data-words available in the FIFO no longer exceeds the value in FIFO_THRESH.
	[7:0]	0x00	R/W	Reserved	Reserved. Write 0x00.
0x08	[15:8]	0x09	R	REV_NUM	Revision number.
	[7:0]	0x16	R	DEV_ID	Device ID.
0x09	[15:8]	0x00	W	ADDRESS_WRITE_KEY	Write 0xAD when writing to SLAVE_ADDRESS. Otherwise, do not access.
	[7:1]	0x64	R/W	SLAVE_ADDRESS	I <sup>2</sup> C slave address.
	0	0x0	R	Reserved	Do not access.
0x0A	[15:12]	0x0	R	Reserved	Reserved. Write 0x0.
	[11:0]	0x000	R	CLK_RATIO	When the CLK32M_CAL_EN bit (Register 0x50, Bit 5) is set, the device calculates the number of 32 MHz clock cycles in two cycles of the 32 kHz clock. The result, nominally 2000 (0x07D0), is stored in the CLK_RATIO bits.
0x0B	[15:13]	0x0	R/W	Reserved	Reserved. Write 0x0.
	[12:8]	0x00	R/W	GPIO1_ALT_CFG	Alternate configuration for the GPIO1 pin.
					0x00: GPIO1 is backward compatible to the ADPD103 PDSO pin functionality.
					0x01: interrupt function provided on GPIO1, as defined in Register 0x01.
					0x02: asserts at the start of the first time slot and deasserts at end of last time slot.

## **Data Sheet**

Address	Data Bit(s)	Default Value	Access	Name	Description
					0x05: Time Slot A pulse output.
					0x06: Time Slot B pulse output.
					0x07: pulse output of both time slots.
					0x0C: output data cycle occurred for Time Slot A.
					0x0D: output data cycle occurred for Time Slot B.
					0x0E: output data cycle occurred.
					0x0F: toggles on every sample, which provides a signal at half the sampling rate.
					0x10: output = 0.
					0x11: output = 1.
					0x13: 32 kHz oscillator output.
					Remaining settings are not supported.
	[7:5]	0x0	R/W	Reserved	Reserved. Write 0x0.
	[4:0]	0x00	R/W	GPIO0_ALT_CFG	Alternate configuration for the GPIO0 pin.
	[ 1.0]	0,000	10,00		0x0: GPIO0 is backward compatible to the ADPD103 INT pin functionality.
					0x1: interrupt function provided on GPIO0, as defined in Register 0x01.
					0x2: asserts at the start of the first time slot and deasserts at end of last time slot.
					0x5: Time Slot A pulse output.
					0x6: Time Slot B pulse output.
					0x7: pulse output of both time slots.
					0xC: output data cycle occurred for Time Slot A.
					0xD: output data cycle occurred for Time Slot B.
					0xE: output data cycle occurred.
					0xF: toggles on every sample, which provides a signal at half the sampling rate.
					0x10: output = 0.
					0x11: output = 1.
					0x13: 32 kHz oscillator output.
					Remaining settings are not supported.
0x0D	[15:0]	0x0000	R/W	SLAVE_ADDRESS_KEY	Enables changing the I <sup>2</sup> C address using Register 0x09.
UXUD	[15.0]	0,0000	10, 00	JEAVE_ADDITESS_RET	0x04AD: always enables address change.
					0x44AD: anables address change if GPIO0 is high.
					0x84AD: enables address change if GPIO1 is high.
					0xC4AD: enables address change if both GPIO0 and GPIO1 are high.
0x0F	[15.1]	0,0000	R	Decenved	Reserved. Write 0x0000.
UXUF	[15:1] 0	0x0000 0x0	R/W	Reserved	Software reset. Write 0x0000.
	0	UXU	K/ VV	SW_RESET	after a reset. For I <sup>2</sup> C communications, this command returns an ACK and the device subsequently returns to standby mode with all registers reset to the default state.
0x10	[15:2]	0x0000	R/W	Reserved	Reserved. Write 0x000.
	[1:0]	0x0	R/W	Mode	Determines the operating mode of the device.
					0x0: standby.
					0x1: program.
					0x2: normal operation.
0x11	[15:14]	0x0	R/W	Reserved	Reserved. Write 0x0.
	13	0x0	R/W	RDOUT_MODE	Readback data mode for extended data registers.
			, ••		0x0: block sum of N samples.
					0x1: block average of N samples.
	12	0x1	R/W	FIFO_OVRN_PREVENT	0x0: wrap around FIFO, overwriting old data with new.
	12				0x1: new data if FIFO is not full (recommended setting).
					oxit new data il FIFO is not full (recommended setting).

Address	Data Bit(s)	Default Value	Access	Name	Description
	[11:9]	0x0	R/W	Reserved	Reserved. Write 0x0.
	[8:6]	0x0	R/W	SLOTB_FIFO_MODE	Time Slot B FIFO data format.
					0: no data to FIFO.
					1: 16-bit sum of all four channels.
					2: 32-bit sum of all four channels.
					4: four channels of 16-bit sample data for Time Slot B.
					6: four channels of 32-bit extended sample data for Time Slot B.
					Others: reserved.
					The selected Time Slot B data is saved in the FIFO. Available only if Time Slot A has the same averaging factor, N (Register 0x15, Bits[10:8] = Bits[6:4]), or if Time Slot A is not saving data to the FIFO (Register 0x11, Bits[4:2] = 0).
	5	0x0	R/W	SLOTB_EN	Time Slot B enable. 1: enables Time Slot B.
	[4:2]	0x0	R/W	SLOTA_FIFO_MODE	Time Slot A FIFO data format.
					0: no data to FIFO.
					1: 16-bit sum of all four channels.
					2: 32-bit sum of all four channels.
					4: four channels of 16-bit sample data for Time Slot A.
					6: four channels of 32-bit extended sample data for Time Slot A.
					Others: reserved.
	1	0x0	R/W	Reserved	Reserved. Write 0x0.
	0	0x0	R/W	SLOTA_EN	Time Slot A enable. 1: enables Time Slot A.
0x38	[15:0]	0x0000	R/W	EXT_SYNC_STARTUP	Write 0x4000 when EXT_SYNC_SEL is 01 or 10. Otherwise, write 0x0.
0x4B	[15:9]	0x13	R/W	Reserved	Reserved. Write 0x26.
	8	0x0	R/W	CLK32K_BYP	Bypass internal 32 kHz oscillator.
					0x0: normal operation.
					0x1: provides external clock on the GPIO1 pin. The user must set Register 0x4F, Bits[6:5] = 01 to enable the GPIO1 pin as an input.
	7	0x0	R/W	CLK32K_EN	Sample clock power-up. Enables the data sample clock.
					0x0: clock disabled.
					0x1: normal operation.
	6	0x0	R/W	Reserved	Reserved. Write 0x0.
	[5:0]	0x12	R/W	CLK32K_ADJUST	Data sampling (32 kHz) clock frequency adjust. This register calibrates the sample frequency of the device to achieve high precision on the data rate as defined in Register 0x12. Adjusts the sample master 32 kHz clock by 0.6 kHz per LSB. For a 100 Hz sample rate as defined in Register 0x12, 1 LSB of Register 0x4B, Bits[5:0], is 1.9 Hz.
					Note that a larger value produces a lower frequency. See the Clocks and Timing Calibration section for more information regarding clock adjustment.
					00 0000: maximum frequency.
					10 0010: typical center frequency.
					11 1111: minimum frequency.
0x4D	[15:8]	0x00	R/W	Reserved	Reserved. Write 0x00.
	[7:0]	0x98	R/W	CLK32M_ADJUST	Internal timing (32 MHz) clock frequency adjust. This register calibrates the internal clock of the device to achieve precisely timed LED pulses. Adjusts the 32 MHz clock by 109 kHz per LSB. See the Clocks and Timing Calibration section for more information regarding clock adjustment.

## **Data Sheet**

Address	Data Bit(s)	Default Value	Access	Name	Description
Audress	DI((3)	value	Access	Hume	0000 0000: minimum frequency.
					1001 1000: default frequency.
					1111 1111: maximum frequency.
0x4F	[15:8]	0x20	R/W	Reserved	Reserved. Write 0x20.
0741	7	0x20	R/W	Reserved	Reserved. Write 0x20.
	-	-	R/W	GPIO1_OE	GPIO1 pin output enable.
	6	0x0			
	5	0x0	R/W	GPIO1_IE	GPIO1 pin input enable.
	4	0x1	R/W	Reserved	Reserved. Write 0x1.
	[3:2]	0x0	R/W	EXT_SYNC_SEL	Sample sync select.
					00: uses the internal 32 kHz clock with the FSAMPLE register to select
					sample timings.
					01: uses the GPIO0 pin to trigger sample cycle. 10: uses the GPIO1 pin to trigger sample cycle.
					11: reserved.
	1	0.40			
	1	0x0	R/W	GPIO0_IE	GPIO0 pin input enable.
	0	0x0	R/W	Reserved	Reserved. Write 0x0.
0x50	[15:7]	0x000	R/W	Reserved	Reserved. Write 0x000.
	6	0x0	R/W	GPIO1_CTRL	Controls the GPIO1 output when the GPIO1 output is enabled by
					setting GPIO1_OE to 0x1.
					0x0: GPIO1 output driven low.
	-		DAM		0x1: GPIO1 output driven by the AFE power-down signal.
	5	0x0	R/W	CLK32M_CAL_EN	As part of the 32 MHz clock calibration routine, write 1 to begin the clock ratio calculation. Read the result of this calculation from the
					CLK_RATIO bits in Register 0x0A.
					Reset this bit to 0 prior to reinitiating the calculation.
	[4:0]	0x00	R/W	Reserved	Reserved. Write 0x0.
0x5F	[15:3]	0x0000	R/W	Reserved	Reserved. Write 0x0000.
0,01	2	0x0	R/W	SLOTB_DATA_HOLD	Setting this bit prevents the update of the data registers corresponding
	2	0,0	10,00	SECTO_DATA_NOLD	to Time Slot B. Set this bit to ensure that unread data registers are not
					updated, guaranteeing a contiguous set of data from all four
					photodiode channels.
					1: holds data registers for Time Slot B.
					0: allows data register update.
	1	0x0	R/W	SLOTA_DATA_HOLD	Setting this bit prevents the update of the data registers corresponding
					to Time Slot A. Set this bit to ensure that unread data registers are not
					updated, guaranteeing a contiguous set of data from all four photodiode channels.
					1: holds data registers for Time Slot A.
					0: allows data register update.
	0	0.40	DAV		
	0	0x0	R/W	DIGITAL_CLOCK_ENA	Set to 1 to enable the 32 MHz clock when calibrating the 32 MHz clock Always disable the 32 MHz clock following the calibration by
					resetting this bit to 0.

### ADC REGISTERS

#### Table 34. ADC Registers


Address	Data Bit(s)	Default Value	Access	Name	Description
0x12	[15:0]	0x0028	R/W	FSAMPLE	Sampling frequency: $f_{SAMPLE} = 32 \text{ kHz}/(\text{Register 0x12, Bits}[15:0] \times 4)$ . For example, 100 Hz = 0x0050; 200 Hz = 0x0028.
0x15	[15:11]	0x00	R/W	Reserved	Reserved. Write 0x0.
	[10:8]	0x6	R/W	SLOTB_NUM_AVG	Sample sum and average for Time Slot B. Specifies the averaging factor, N <sub>B</sub> , which is the number of consecutive samples that is summed and averaged after the ADC. Register 0x70 to Register 0x7F hold the data sum. Register 0x64 to Register 0x68 and the data buffer in Register 0x60 hold the data average, which can be used to increase SNR without clipping, in 16-bit registers. The data rate is decimated by the value of the SLOTB_NUM_AVG bits. 0: 1. 1: 2. 2: 4. 3: 8.
					4: 16.
					5: 32.
					6: 64.
					7: 128.
	7	0x0	R/W	Reserved	Write 0x0.
	[6:4]	0x0	R/W	SLOTA_NUM_AVG	Sample sum/average for Time Slot A. N <sub>A</sub> : same as Bits[10:8] but for Time Slot A. See description in Register 0x15, Bits[10:8].
	[3:0]	0x0	R/W	Reserved	Write 0x0.
0x18	[15:0]	0x2000	R/W	SLOTA_CH1_OFFSET	Time Slot A Channel 1 ADC offset. The value to subtract from the raw ADC value. A value of 0x2000 is typical.
0x19	[15:0]	0x2000	R/W	SLOTA_CH2_OFFSET	Time Slot A Channel 2 ADC offset. The value to subtract from the raw ADC value. A value of 0x2000 is typical.
0x1A	[15:0]	0x2000	R/W	SLOTA_CH3_OFFSET	Time Slot A Channel 3 ADC offset. The value to subtract from the raw ADC value. A value of 0x2000 is typical.
0x1B	[15:0]	0x2000	R/W	SLOTA_CH4_OFFSET	Time Slot A Channel 4 ADC offset. The value to subtract from the raw ADC value. A value of 0x2000 is typical.
0x1E	[15:0]	0x2000	R/W	SLOTB_CH1_OFFSET	Time Slot B Channel 1 ADC offset. The value to subtract from the raw ADC value. A value of 0x2000 is typical.
0x1F	[15:0]	0x2000	R/W	SLOTB_CH2_OFFSET	Time Slot B Channel 2 ADC offset. The value to subtract from the raw ADC value. A value of 0x2000 is typical.
0x20	[15:0]	0x2000	R/W	SLOTB_CH3_OFFSET	Time Slot B Channel 3 ADC offset. The value to subtract from the raw ADC value. A value of 0x2000 is typical.
0x21	[15:0]	0x2000	R/W	SLOTB_CH4_OFFSET	Time Slot B Channel 4 ADC offset. The value to subtract from the raw ADC value. A value of 0x2000 is typical.

#### DATA REGISTERS

### Table 35. Data Registers

Address	Data Bits	Access	Name	Description
0x60	[15:0]	R	FIFO_DATA	Next available word in FIFO.
0x64	[15:0]	R	SLOTA_CH1_16BIT	16-bit value of Channel 1 in Time Slot A.
0x65	[15:0]	R	SLOTA_CH2_16BIT	16-bit value of Channel 2 in Time Slot A.
0x66	[15:0]	R	SLOTA_CH3_16BIT	16-bit value of Channel 3 in Time Slot A.
0x67	[15:0]	R	SLOTA_CH4_16BIT	16-bit value of Channel 4 in Time Slot A.
0x68	[15:0]	R	SLOTB_CH1_16BIT	16-bit value of Channel 1 in Time Slot B.
0x69	[15:0]	R	SLOTB_CH2_16BIT	16-bit value of Channel 2 in Time Slot B.
0x6A	[15:0]	R	SLOTB_CH3_16BIT	16-bit value of Channel 3 in Time Slot B.
0x6B	[15:0]	R	SLOTB_CH4_16BIT	16-bit value of Channel 4 in Time Slot B.
0x70	[15:0]	R	SLOTA_CH1_LOW	Low data-word for Channel 1 in Time Slot A.
0x71	[15:0]	R	SLOTA_CH2_LOW	Low data-word for Channel 2 in Time Slot A.
0x72	[15:0]	R	SLOTA_CH3_LOW	Low data-word for Channel 3 in Time Slot A.
0x73	[15:0]	R	SLOTA_CH4_LOW	Low data-word for Channel 4 in Time Slot A.
0x74	[15:0]	R	SLOTA_CH1_HIGH	High data-word for Channel 1 in Time Slot A.
0x75	[15:0]	R	SLOTA_CH2_HIGH	High data-word for Channel 2 in Time Slot A.
0x76	[15:0]	R	SLOTA_CH3_HIGH	High data-word for Channel 3 in Time Slot A.
0x77	[15:0]	R	SLOTA_CH4_HIGH	High data-word for Channel 4 in Time Slot A.
0x78	[15:0]	R	SLOTB_CH1_LOW	Low data-word for Channel 1 in Time Slot B.
0x79	[15:0]	R	SLOTB_CH2_LOW	Low data-word for Channel 2 in Time Slot B.
0x7A	[15:0]	R	SLOTB_CH3_LOW	Low data-word for Channel 3 in Time Slot B.
0x7B	[15:0]	R	SLOTB_CH4_LOW	Low data-word for Channel 4 in Time Slot B.
0x7C	[15:0]	R	SLOTB_CH1_HIGH	High data-word for Channel 1 in Time Slot B.
0x7D	[15:0]	R	SLOTB_CH2_HIGH	High data-word for Channel 2 in Time Slot B.
0x7E	[15:0]	R	SLOTB_CH3_HIGH	High data-word for Channel 3 in Time Slot B.
0x7F	[15:0]	R	SLOTB_CH4_HIGH	High data-word for Channel 4 in Time Slot B.

### **OUTLINE DIMENSIONS**



ORDERING GUIDE

Model <sup>1, 2, 3</sup>	Temperature Range	Package Description	Package Option
ADPD188BI-ACEZR7	-40°C to +85°C	24-Terminal Chip Array Small Outline No Lead Cavity [LGA_CAV], 7" Tape and Reel	CE-24-1
ADPD188BI-ACEZRL	-40°C to +85°C	24-Terminal Chip Array Small Outline No Lead Cavity [LGA_CAV], 13" Tape and Reel	CE-24-1
EVAL-ADPD188BIZ-S2		Evaluation Board	

 $^{1}$  Z = RoHS Compliant Part.

<sup>2</sup> EVAL-ADPDUCZ is the microcontroller board, ordered separately, required to interface with the EVAL-ADPD188BIZ-S2.

<sup>3</sup> EVAL-CHAMBER is the smoke chamber used with the ADPD188BIZ, ordered separately. Sample orders can be placed for two pieces (EVAL-CHAMBER) or 10 pieces (EVAL-CHAMBER-10). Production quantities are ordered directly from Accumold, part number 28800x.



## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADPD188BI-ACEZRL ADPD188BI-ACEZR7 EVAL-ADPD188BIZ-SK EVAL-ADPD188BIZ-S2 EVAL-ADSMOKEKITZ